search for: vlj

On Oct 20, 2012, at 1:23 PM, Vincent Lejeune <vljn at ovi.com> wrote: > below is an output of "llc -march=r600 -mcpu=cayman -print-before-all -debug-only=regalloc file.shader" command from llvm3.2svn. > The register coalescing pass crashes when joining vreg12:sel_z with vreg13 registers, because it tries to access the interval...

Here it is :  Starting program: /home/vlj/llvmbin/bin/llc -march=r600 -mcpu=cayman /home/vlj/shader [Thread debugging using libthread_db enabled] Using host libthread_db library "/lib64/libthread_db.so.1". llc: /home/vlj/llvm/include/llvm/ADT/SmallVector.h:143: const T& llvm::SmallVectorTemplateCommon<T, <template-param...

...930D8A 76 6C B3 AB 76 6C B3 AB 76 6C B3 AB 76 6C D2 AE vl??vl??vl??vl?? 6C930D9A 76 6C 7F A8 76 6C 63 AC 76 6C 79 AE 76 6C 63 AC vl?vlc?vly?vlc? 6C930DAA 76 6C 69 AE 76 6C 63 AC 76 6C 79 AE 76 6C 63 AC vli?vlc?vly?vlc? 6C930DBA 76 6C 63 AC 76 6C 4A AE 76 6C 4A AE 76 6C 63 AC vlc?vlJ?vlJ?vlc? 6C930DCA 76 6C 63 AC 76 6C 4A AE 76 6C 4A AE 76 6C 4A AE vlc?vlJ?vlJ?vlJ? 6C930DDA 76 6C 4A AE 76 6C 79 AE 76 6C 63 AC 76 6C 4A AE vlJ?vly?vlc?vlJ? 6C930DEA 76 6C 4A AE 76 6C 63 AC 76 6C 63 AC 76 6C 63 AC vlJ?vlc?vlc?vlc? 6C930DFA 76 6C 4A AE 76 6C 33 33 33 33 33 33 EB 3...

...r 1 at 144r 2 at 224r 224B%vreg12:sel_z<def> = COPY %vreg13<undef>; R600_Reg128:%vreg12 R600_Reg32:%vreg13 Considering merging to R600_Reg128 with %vreg13 in %vreg12:sel_z RHS = %vreg13 EMPTY LHS = %vreg12 [112r,144r:0)[144r,224r:1)[224r,240r:2)  0 at 112r 1 at 144r 2 at 224r llc: /home/vlj/llvm/include/llvm/ADT/SmallVector.h:143: const T& llvm::SmallVectorTemplateCommon<T, <template-parameter-1-2> >::operator[](unsigned int) const [with T = int; <template-parameter-1-2> = void; llvm::SmallVectorTemplateCommon<T, <template-parameter-1-2> >::const_refe...