Displaying 1 result from an estimated 1 matches for "vecbank".
Did you mean:
regbank
2013 Aug 08
14
[LLVMdev] [global-isel] Proposal for a global instruction selector
...*a, uint64_t *p, uint64_t *q, unsigned n) {
uint64_t s = 0;
while (n--)
s += *p++ * *q++;
*a = s;
}
which produces this IR after the MI builder has expanded GEPs: (I am borrowing LLVM IR syntax to describe the MI IR.)
define void @dot(i32 %a, i32 %p, i32 %q, i32 %n) {
entry:
%sum0:i64,VecBank = const i64 0
%cmp1 = icmp eq i32 %n, 0
br i1 %cmp1, label %exit, label %loop
loop:
%iv:i32,IntBank = phi i32 [ %iv2, %loop ], [ %n, %entry ]
%p1:i32,IntBank = phi i32 [ %p2, %loop ], [ %p, %entry ]
%q1:i32,IntBank = phi i32 [ %q2, %loop ], [ %q, %entry ]
%sum1:i64,VecBank = phi i64 [...