Displaying 4 results from an estimated 4 matches for "vctp32".
Did you mean:
vctp
2020 May 01
3
LV: predication
...l-predication pass, remove @llvm.set.loop.elements intrinsic, and add @vctp which is our intrinsic that generates the mask of active/inactive lanes:
vector.ph:
call void @llvm.set.loop.iterations.i32(i32 %5)
br label %vector.body
vector.body:
call <4 x i1> @llvm.arm.mve.vctp32
call <4 x i32> @llvm.masked.load
call <4 x i32> @llvm.masked.load
call void @llvm.masked.store
call i32 @llvm.loop.decrement.reg
br i1 %12, label %.*, label %vector.body
And this is then further lowered to a tail-predicted loop, or reverted to a 'norma...
2020 May 01
5
LV: predication
...ication pass, remove @llvm.set.loop.elements intrinsic, and add @vctp which is our intrinsic that generates the mask of active/inactive lanes:
vector.ph:
call void @llvm.set.loop.iterations.i32(i32 %5)
br label %vector.body
vector.body:
call <4 x i1> @llvm.arm.mve.vctp32
call <4 x i32> @llvm.masked.load
call <4 x i32> @llvm.masked.load
call void @llvm.masked.store
call i32 @llvm.loop.decrement.reg
br i1 %12, label %.*, label %vector.body
And this is then further lowered to a tail-predicted loop, or reverted to a ...
2020 May 20
2
LV: predication
...ication pass, remove @llvm.set.loop.elements intrinsic, and add @vctp which is our intrinsic that generates the mask of active/inactive lanes:
vector.ph:
call void @llvm.set.loop.iterations.i32(i32 %5)
br label %vector.body
vector.body:
call <4 x i1> @llvm.arm.mve.vctp32
call <4 x i32> @llvm.masked.load
call <4 x i32> @llvm.masked.load
call void @llvm.masked.store
call i32 @llvm.loop.decrement.reg
br i1 %12, label %.*, label %vector.body
And this is then further lowered to a tail-predicted loop, or reverted to a ...
2020 May 21
2
LV: predication
...ication pass, remove @llvm.set.loop.elements intrinsic, and add @vctp which is our intrinsic that generates the mask of active/inactive lanes:
vector.ph:
call void @llvm.set.loop.iterations.i32(i32 %5)
br label %vector.body
vector.body:
call <4 x i1> @llvm.arm.mve.vctp32
call <4 x i32> @llvm.masked.load
call <4 x i32> @llvm.masked.load
call void @llvm.masked.store
call i32 @llvm.loop.decrement.reg
br i1 %12, label %.*, label %vector.body
And this is then further lowered to a tail-predicted loop, or reverted to a ...