Displaying 2 results from an estimated 2 matches for "vceqz".
Did you mean:
vceq
2010 Nov 12
2
[LLVMdev] Simple NEON optimization
...d16, #0x0
; load a into d17
movw r0, :lower16:a
movt r0, :upper16:a
vld1.32 {d17}, [r0]
; compare two registers
vceq.i32 d17, d17, d16
But, because the vector is zero, and there is a NEON instruction to
compare against an immediate zero (VCEQZ), we could combine the two
instructions:
; load a into d17
movw r0, :lower16:a
movt r0, :upper16:a
vld1.32 {d17}, [r0]
; compare two registers
vceq.i32 d17, d17, #0
thus, saving the VMOV.
I know, it's not much, but it's a good...
2010 Nov 12
0
[LLVMdev] Simple NEON optimization
...> movw r0, :lower16:a
> movt r0, :upper16:a
> vld1.32 {d17}, [r0]
> ; compare two registers
> vceq.i32 d17, d17, d16
>
> But, because the vector is zero, and there is a NEON instruction to
> compare against an immediate zero (VCEQZ), we could combine the two
> instructions:
>
> ; load a into d17
> movw r0, :lower16:a
> movt r0, :upper16:a
> vld1.32 {d17}, [r0]
> ; compare two registers
> vceq.i32 d17, d17, #0
>
> thus, saving the VMOV.
>...