Displaying 4 results from an estimated 4 matches for "unk28".
Did you mean:
unk08
2014 Jan 17
19
[Bug 73744] New: Constant lock ups with NVIDIA GeForce 8400 GS
https://bugs.freedesktop.org/show_bug.cgi?id=73744
Priority: medium
Bug ID: 73744
Assignee: nouveau at lists.freedesktop.org
Summary: Constant lock ups with NVIDIA GeForce 8400 GS
QA Contact: xorg-team at lists.x.org
Severity: blocker
Classification: Unclassified
OS: Linux (All)
Reporter: grave_123 at
2016 Mar 02
0
Debugging second dvi output on quadro fx380 not working
...b94 0x00000000 PDISPLAY.DAC_VAL_MODE_CTRL2[0x2][0x1] => 0
[0] 108.303409 MMIO32 R 0x610ad0 0x00824414 PDISPLAY.CRTC_VAL[0].CLOCK[0] => 0x824414
[0] 108.303425 MMIO32 W 0x614100 0x10000611 PDISPLAY.CLOCK.VPLL_CTRL1[0] <= { UNK0 = 0x11 | STAGES = 2 | CONNECTED = 0x3 | UNK12 = 0 | UNK23 = 0 | UNK28 }
[0] 108.303439 MMIO32 R 0x614104 0x00020016 PDISPLAY.CLOCK.VPLL_S1[0] => { N1 = 0x16 | M1 = 0x2 }
[0] 108.303452 MMIO32 W 0x614104 0x00020016 PDISPLAY.CLOCK.VPLL_S1[0] <= { N1 = 0x16 | M1 = 0x2 }
[0] 108.303466 MMIO32 R 0x614108 0x2007000e PDISPLAY.CLOCK.VPLL_S2[0] => { N2 = 0xe | M2 = 0...
2013 Jun 30
0
[PATCH v2] nv50: H.264/MPEG2 decoding support via VP2, available on NV84-NV96, NVA0
...t;
+ uint32_t unk214;
+};
+
+struct h264_iparm2 {
+ uint32_t width; // 00
+ uint32_t height; // 04
+ uint32_t mbs; // 08
+ uint32_t w1; // 0c
+ uint32_t w2; // 10
+ uint32_t w3; // 14
+ uint32_t h1; // 18
+ uint32_t h2; // 1c
+ uint32_t h3; // 20
+ uint32_t unk24;
+ uint32_t unk28;
+ uint32_t top; // 2c
+ uint32_t bottom; // 30
+ uint32_t is_reference; // 34
+};
+
+void
+nv84_decoder_vp_h264(struct nv84_decoder *dec,
+ struct pipe_h264_picture_desc *desc,
+ struct nv84_video_buffer *dest)
+{
+ struct h264_iparm1 param1;
+ str...
2013 Jun 27
4
[PATCH] nv50: H.264/MPEG2 decoding support via VP2, available on NV84-NV96, NVA0
...t;
+ uint32_t unk214;
+};
+
+struct h264_iparm2 {
+ uint32_t width; // 00
+ uint32_t height; // 04
+ uint32_t mbs; // 08
+ uint32_t w1; // 0c
+ uint32_t w2; // 10
+ uint32_t w3; // 14
+ uint32_t h1; // 18
+ uint32_t h2; // 1c
+ uint32_t h3; // 20
+ uint32_t unk24;
+ uint32_t unk28;
+ uint32_t top; // 2c
+ uint32_t bottom; // 30
+ uint32_t is_reference; // 34
+};
+
+void
+nv84_decoder_vp_h264(struct nv84_decoder *dec,
+ struct pipe_h264_picture_desc *desc,
+ struct nv84_video_buffer *dest)
+{
+ struct h264_iparm1 param1;
+ str...