Displaying 20 results from an estimated 58 matches for "unat".
Did you mean:
nat
2005 Nov 23
0
RE: __ia64__ ifdef in xmalloc.c: "Fix ar.unat handling forfast paths"
>From: Luck, Tony
>Sent: 2005年11月23日 0:11
>This comment:
>> /*
>> * The "aligned" directive can only _increase_ alignment, so this is
>> * safe and provides an easy way to avoid wasting space on a
>> * uni-processor:
>> */
>suggests that we only expected SMP_CACHE_BYTES to be used in "aligned"
>directives, where having
2005 Nov 23
2
RE: __ia64__ ifdef in xmalloc.c: "Fix ar.unat handling forfast paths"
>It''s not hard to support arbitrary alignment, at the cost of burning
>some space. We should probably do that.
The "we" in that last sentence is the Xen team ... referring
to making fixes to xmalloc?
-Tony
_______________________________________________
Xen-devel mailing list
Xen-devel@lists.xensource.com
http://lists.xensource.com/xen-devel
2006 Jun 26
0
[klibc 25/43] ia64 support for klibc
...f --git a/usr/klibc/arch/ia64/setjmp.S b/usr/klibc/arch/ia64/setjmp.S
new file mode 100644
index 0000000..ab1cea2
--- /dev/null
+++ b/usr/klibc/arch/ia64/setjmp.S
@@ -0,0 +1,343 @@
+/*
+ * IA-64 specific setjmp/longjmp routines
+ *
+ * Inspired by setjmp.s from the FreeBSD kernel.
+ */
+
+#define J_UNAT 0
+#define J_NATS 0x8
+#define J_PFS 0x10
+#define J_BSP 0x18
+#define J_RNAT 0x20
+#define J_PREDS 0x28
+#define J_LC 0x30
+#define J_R4 0x38
+#define J_R5 0x40
+#define J_R6 0x48
+#define J_R7 0x50
+#define J_SP 0x58
+#define J_F2 0x60
+#define J_F3 0x70
+#define J_F4 0x80
+#define...
2005 Nov 22
2
RE: __ia64__ ifdef in xmalloc.c: "Fix ar.unat handling forfast paths"
>From: Rusty Russell
>Sent: 2005年11月21日 12:53
>Hi all,
>
> While browsing the code, I noticed this in xmalloc.c:
>
>#ifndef __ia64__
> BUG_ON(align > SMP_CACHE_BYTES);
>#endif
>
> This is clearly wrong: due to header alignment we cannot give you a
>greater alignment than SMP_CACHE_BYTES. Overriding this will cause the
>allocation to succeed, but not
2008 Jul 17
0
[PATCH 17/29] ia64/pv_ops/xen: define xen paravirtualized instructions for hand written assembly code
...i and vpsr.ic! */ \
+ st1 [clob0] = clob2; \
+ st4 [clob1] = r0; \
+ ;;
+
+#define RSM_PSR_DT \
+ XEN_HYPER_RSM_PSR_DT
+
+#define SSM_PSR_DT_AND_SRLZ_I \
+ XEN_HYPER_SSM_PSR_DT
+
+#define BSW_0(clob0, clob1, clob2) \
+ ;; \
+ /* r16-r31 all now hold bank1 values */ \
+ mov clob2 = ar.unat; \
+ movl clob0 = XSI_BANK1_R16; \
+ movl clob1 = XSI_BANK1_R16 + 8; \
+ ;; \
+.mem.offset 0, 0; st8.spill [clob0] = r16, 16; \
+.mem.offset 8, 0; st8.spill [clob1] = r17, 16; \
+ ;; \
+.mem.offset 0, 0; st8.spill [clob0] = r18, 16; \
+.mem.offset 8, 0; st8.spill [clob1] = r19,...
2008 Feb 26
8
[PATCH 0/8] RFC: ia64/xen TAKE 2: paravirtualization of hand written assembly code
Hi. I rewrote the patch according to the comments. I adopted generating
in-place code because it looks the quickest way.
The point Eddie wanted to discuss is how to generate code and its ABI.
i.e. in-place generating v.s. direct jump v.s. indirect function call
Indirect function call doesn't make sense because ivt.S is compiled
multi times. And it is up to pv instances to choose in-place
2008 Feb 26
8
[PATCH 0/8] RFC: ia64/xen TAKE 2: paravirtualization of hand written assembly code
Hi. I rewrote the patch according to the comments. I adopted generating
in-place code because it looks the quickest way.
The point Eddie wanted to discuss is how to generate code and its ABI.
i.e. in-place generating v.s. direct jump v.s. indirect function call
Indirect function call doesn't make sense because ivt.S is compiled
multi times. And it is up to pv instances to choose in-place
2008 Feb 25
6
[PATCH 0/4] ia64/xen: paravirtualization of hand written assembly code
Hi. The patch I send before was too large so that it was dropped from
the maling list. I'm sending again with smaller size.
This patch set is the xen paravirtualization of hand written assenbly
code. And I expect that much clean up is necessary before merge.
We really need the feed back before starting actual clean up as Eddie
already said before.
Eddie discussed how to clean up and suggested
2008 Feb 25
6
[PATCH 0/4] ia64/xen: paravirtualization of hand written assembly code
Hi. The patch I send before was too large so that it was dropped from
the maling list. I'm sending again with smaller size.
This patch set is the xen paravirtualization of hand written assenbly
code. And I expect that much clean up is necessary before merge.
We really need the feed back before starting actual clean up as Eddie
already said before.
Eddie discussed how to clean up and suggested
2008 Mar 28
0
[08/17][PATCH] kvm/ia64: Add interruption vector table for vmm.
...predicates
>+ mov r19=12
>+ mov r29=cr.ipsr
>+ ;;
>+ tbit.z p6,p7=r29,IA64_PSR_VM_BIT
>+ tbit.z p0,p15=r29,IA64_PSR_I_BIT
>+ ;;
>+(p7) br.sptk kvm_dispatch_interrupt
>+ ;;
>+ mov r27=ar.rsc /* M */
>+ mov r20=r1 /* A */
>+ mov r25=ar.unat /* M */
>+ mov r26=ar.pfs /* I */
>+ mov r28=cr.iip /* M */
>+ cover /* B (or nothing) */
>+ ;;
>+ mov r1=sp
>+ ;;
>+ invala /* M */
>+ mov r30=cr.ifs
>+ ;;
>+ addl r1=-VMM_PT_REGS_SIZE,r1
>+ ;;
>+ adds r17=2*L1_CACHE_BY...
2008 Mar 28
0
[08/17][PATCH] kvm/ia64: Add interruption vector table for vmm.
...predicates
>+ mov r19=12
>+ mov r29=cr.ipsr
>+ ;;
>+ tbit.z p6,p7=r29,IA64_PSR_VM_BIT
>+ tbit.z p0,p15=r29,IA64_PSR_I_BIT
>+ ;;
>+(p7) br.sptk kvm_dispatch_interrupt
>+ ;;
>+ mov r27=ar.rsc /* M */
>+ mov r20=r1 /* A */
>+ mov r25=ar.unat /* M */
>+ mov r26=ar.pfs /* I */
>+ mov r28=cr.iip /* M */
>+ cover /* B (or nothing) */
>+ ;;
>+ mov r1=sp
>+ ;;
>+ invala /* M */
>+ mov r30=cr.ifs
>+ ;;
>+ addl r1=-VMM_PT_REGS_SIZE,r1
>+ ;;
>+ adds r17=2*L1_CACHE_BY...
2008 Dec 12
5
[PATCH 0/5] ia64/pv_ops, xen: binary patch optimization TAKE 2
This patch set is intended for the next merge window. They are just
enhancements of the already merged patches or ia64 porting from x86
paravirt techniques and that their quality is enough for merge.
This patch set is for binary patch optimization for paravirt_ops.
The binary patch optimization is important on native case because
the paravirt_ops overhead can be reduced by converting indirect
2008 Dec 12
5
[PATCH 0/5] ia64/pv_ops, xen: binary patch optimization TAKE 2
This patch set is intended for the next merge window. They are just
enhancements of the already merged patches or ia64 porting from x86
paravirt techniques and that their quality is enough for merge.
This patch set is for binary patch optimization for paravirt_ops.
The binary patch optimization is important on native case because
the paravirt_ops overhead can be reduced by converting indirect
2008 Dec 22
5
[PATCH 0/5] ia64/pv_ops, xen: binary patch optimization TAKE 3
This patch set is intended for the next merge window. They are just
enhancements of the already merged patches or ia64 porting from x86
paravirt techniques and that their quality is enough for merge.
This patch set is for binary patch optimization for paravirt_ops which
depends on the patch series I sent out, ia64/pv_ops, xen:
more paravirtualization.
The binary patch optimization is important on
2008 Dec 22
5
[PATCH 0/5] ia64/pv_ops, xen: binary patch optimization TAKE 3
This patch set is intended for the next merge window. They are just
enhancements of the already merged patches or ia64 porting from x86
paravirt techniques and that their quality is enough for merge.
This patch set is for binary patch optimization for paravirt_ops which
depends on the patch series I sent out, ia64/pv_ops, xen:
more paravirtualization.
The binary patch optimization is important on
2009 Mar 04
5
[PATCH 0/5] ia64/pv_ops, xen: binary patch optimization TAKE 4
This patch set is for the next merge window.
They are just enhancements of the already merged patches or ia64 porting
from x86 paravirt techniques and that their quality is enough for merge.
This patch set is for binary patch optimization for paravirt_ops which
depends on the patch series I sent out, ia64/pv_ops, xen:
more paravirtualization.
The binary patch optimization is important on native
2009 Mar 04
5
[PATCH 0/5] ia64/pv_ops, xen: binary patch optimization TAKE 4
This patch set is for the next merge window.
They are just enhancements of the already merged patches or ia64 porting
from x86 paravirt techniques and that their quality is enough for merge.
This patch set is for binary patch optimization for paravirt_ops which
depends on the patch series I sent out, ia64/pv_ops, xen:
more paravirtualization.
The binary patch optimization is important on native
2006 Jun 20
1
Re: [Xen-ia64-devel] Weekly benchmark results [ww24]
...:1075
>(XEN) die_if_kernel: bug check 0
>(XEN) d 0xf0000000041d00c8 domid 7
>(XEN) vcpu 0xf0000000041c0000 vcpu 0
>(XEN)
>(XEN) CPU 1
>(XEN) psr : 0000101008222018 ifs : 8000000000000a98 ip :
>[<f0000000040375a0>]
>(XEN) ip is at csched_schedule+0x970/0xf70
>(XEN) unat: 0000000000000000 pfs : 0000000000000a98 rsc : 0000000000000003
>(XEN) rnat: 0000121008226018 bsps: f00000000405a6c0 pr : 000000000001aaa9
>(XEN) ldrs: 0000000000000000 ccv : 0000000000000000 fpsr: 0009804c8a70033f
>(XEN) csd : 0000000000000000 ssd : 0000000000000000
>(XEN) b0 : f0000...
2008 Nov 25
6
[PATCH 0/5] ia64/pv_ops, xen: binary patch optimization
This patch set is for binary patch optimization for paravirt_ops.
The binary patch optimization is important on native case because
the paravirt_ops overhead can be reduced by converting indirect
call into in-place execution or direct call.
The first patch imports helper functions which themselves doesn't interesting
things.
The second patch replaces the indirect function calls with a
2008 Nov 25
6
[PATCH 0/5] ia64/pv_ops, xen: binary patch optimization
This patch set is for binary patch optimization for paravirt_ops.
The binary patch optimization is important on native case because
the paravirt_ops overhead can be reduced by converting indirect
call into in-place execution or direct call.
The first patch imports helper functions which themselves doesn't interesting
things.
The second patch replaces the indirect function calls with a