Displaying 4 results from an estimated 4 matches for "tt_wc".
Did you mean:
_wc
2013 Aug 28
2
[PATCH 3/6] drm/nouveau: hook up cache sync functions
..._bo.c
> +++ b/drivers/gpu/drm/nouveau/nouveau_bo.c
> @@ -411,6 +411,10 @@ nouveau_bo_validate(struct nouveau_bo *nvbo, bool interruptible,
> {
> int ret;
>
> + if (nvbo->bo.ttm && nvbo->bo.ttm->caching_state == tt_cached)
You don't want to do it also for tt_wc ?
> + ttm_dma_tt_cache_sync_for_device((struct ttm_dma_tt *)nvbo->bo.ttm,
> + &nouveau_bdev(nvbo->bo.ttm->bdev)->dev->pdev->dev);
> +
> ret = ttm_bo_validate(&nvbo->bo, &nvbo->placement,
> interruptible, no_wait_gpu);
> if (ret...
2010 Jan 12
2
reserve_ram_pages_type failed
On Mon, Jan 11, 2010 at 10:13 AM, Xavier <shiningxc at gmail.com> wrote:
> [ ?268.666662] reserve_ram_pages_type failed 0x9cba000-0x9cbb000,
> track 0x8, req 0x10
> [ ?269.001031] reserve_ram_pages_type failed 0x6ff0000-0x6ff1000,
> track 0x8, req 0x10
> [ ?269.474134] reserve_ram_pages_type failed 0x68f2000-0x68f3000,
> track 0x8, req 0x10
> [ ?269.767270]
2013 Aug 28
0
[PATCH 3/6] drm/nouveau: hook up cache sync functions
...uveau/nouveau_bo.c
> > @@ -411,6 +411,10 @@ nouveau_bo_validate(struct nouveau_bo *nvbo, bool interruptible,
> > {
> > int ret;
> >
> > + if (nvbo->bo.ttm && nvbo->bo.ttm->caching_state == tt_cached)
>
> You don't want to do it also for tt_wc ?
>
No the point of using writecombined memory for BOs is to explicitly
avoid the need for this cache sync. An uncached MMIO read from the
device should already flush out all writecombining buffers and this read
is always happening when submitting a pushbuf.
> > + ttm_dma_tt_cache_sync_...
2013 Aug 28
11
[PATCH 0/6] Nouveau on ARM fixes
This is the first set of patches to make Nouveau work
on Tegra. Those are only the obvious correctness fixes,
a lot of optimization work remains to be done, but at least
it's enough to get accel working and let the machine survive
a piglit run.
A new BO flag is introduced to allow userspace to hint the
kernel about possible optimizations.
Lucas Stach (6):
drm/ttm: recognize ARM arch in