Displaying 2 results from an estimated 2 matches for "tp25621668p25628606".
Did you mean:
tp25621668p25628356
2009 Sep 26
1
[LLVMdev] LLVM SSA
...mdev
>>
>
> _______________________________________________
> LLVM Developers mailing list
> LLVMdev at cs.uiuc.edu http://llvm.cs.uiuc.edu
> http://lists.cs.uiuc.edu/mailman/listinfo/llvmdev
>
>
--
View this message in context: http://www.nabble.com/LLVM-SSA-tp25621668p25628606.html
Sent from the LLVM - Dev mailing list archive at Nabble.com.
2009 Sep 26
1
[LLVMdev] LLVM SSA
LLVM IR is always in SSA form. If you *really* don't want it to be,
use allocas for everything and then don't run the mem2reg optimization
pass. This will represent all of your variables as stack locations
instead of registers, and it will not be SSA.
Reid
On Sat, Sep 26, 2009 at 3:55 PM, ivtm <martinaide1 at yahoo.com> wrote:
>
> I tried the -O0 option and I am still