Displaying 11 results from an estimated 11 matches for "tcnt".
Did you mean:
cnt
2019 Nov 20
1
[PATCH v4] pci: prevent putting nvidia GPUs into lower device states on certain intel bridges
...indows 2015"))
{
OSYS = 0x07DF
}
So I guess this particular check tries to identify Windows 7 and older,
and Linux.
> If ((PIOF == Zero))
> {
> P0LD = One
> TCNT = Zero
> While ((TCNT < LDLY))
> {
> If ((P0LT == 0x08))
> {
> Break
> }
>
> Sleep (0x10)
>...
2019 Nov 20
4
[PATCH v4] pci: prevent putting nvidia GPUs into lower device states on certain intel bridges
...CI0.S2DI */
ECP2 = LCP2 /* \_SB_.PCI0.LCP2 */
}
If (((OSYS <= 0x07D9) || ((OSYS == 0x07DF) && (_REV ==
0x05))))
{
If ((PIOF == Zero))
{
P0LD = One
TCNT = Zero
While ((TCNT < LDLY))
{
If ((P0LT == 0x08))
{
Break
}
Sleep (0x10)
TCNT += 0x10...
2019 Nov 20
0
[PATCH v4] pci: prevent putting nvidia GPUs into lower device states on certain intel bridges
...OSYS = 0x07DF
> }
>
> So I guess this particular check tries to identify Windows 7 and older,
> and Linux.
>
> > If ((PIOF == Zero))
> > {
> > P0LD = One
> > TCNT = Zero
> > While ((TCNT < LDLY))
> > {
> > If ((P0LT == 0x08))
> > {
> > Break
> > }
> >
> >...
2019 Nov 20
2
[PATCH v4] pci: prevent putting nvidia GPUs into lower device states on certain intel bridges
...}
> >
> > So I guess this particular check tries to identify Windows 7 and older,
> > and Linux.
> >
> > > If ((PIOF == Zero))
> > > {
> > > P0LD = One
> > > TCNT = Zero
> > > While ((TCNT < LDLY))
> > > {
> > > If ((P0LT == 0x08))
> > > {
> > > Break
> > > }
>...
2019 Nov 22
1
[PATCH v4] pci: prevent putting nvidia GPUs into lower device states on certain intel bridges
...CI0.S2DI */
ECP2 = LCP2 /* \_SB_.PCI0.LCP2 */
}
If (((OSYS <= 0x07D9) || ((OSYS == 0x07DF) && (_REV ==
0x05))))
{
If ((PIOF == Zero))
{
P0LD = One
TCNT = Zero
While ((TCNT < LDLY))
{
If ((P0LT == 0x08))
{
Break
}
Sleep (0x10)
TCNT += 0x10...
2019 Nov 22
0
[PATCH v4] pci: prevent putting nvidia GPUs into lower device states on certain intel bridges
...\_SB_.PCI0.LCP2 */
> }
>
> If (((OSYS <= 0x07D9) || ((OSYS == 0x07DF) && (_REV ==
> 0x05))))
> {
> If ((PIOF == Zero))
> {
> P0LD = One
> TCNT = Zero
> While ((TCNT < LDLY))
> {
> If ((P0LT == 0x08))
> {
> Break
> }
>
> Sleep (0x10)
>...
2019 Nov 20
1
[PATCH v4] pci: prevent putting nvidia GPUs into lower device states on certain intel bridges
Hi Karol,
On Tue, Nov 19, 2019 at 11:26:45PM +0100, Karol Herbst wrote:
> On Tue, Nov 19, 2019 at 10:50 PM Bjorn Helgaas <helgaas at kernel.org> wrote:
> >
> > [+cc Dave]
> >
> > On Thu, Oct 17, 2019 at 02:19:01PM +0200, Karol Herbst wrote:
> > > Fixes state transitions of Nvidia Pascal GPUs from D3cold into higher device
> > > states.
> >
2007 Jul 24
2
Dial out through multiple Zap groups
Hi,
I'm trying to set a rule to dial out through multiple
Zap groups so that, say, g0 is the cheaper POTS lines
group
and must be used first. However, if g0 is busy or
disconnected then try dialing out g1.
My g0 group is made up of 4 analog lines connected to
a 4-FXO card. I disconnected the RJ-11 wires from the
FXO card
to simulate a line disconnection. So theoretically all
calls should
2005 May 28
1
3 goes and your out
Is it possible to give a caller three goes at an extension number then
hangup?
exten => s,1,Zapateller(answer|nocallerid)
exten => s,2,PrivacyManager
exten => s,3,Ringing(1)
exten => s,4,NoOp(${CALLERID})
exten => s,5,SetMusicOnHold(random)
exten => s,6,Background(silence/1)
exten => s,7,Background(thank-you-for-calling)
exten => s,8,Background(silence/1)
exten =>
2019 Nov 22
3
[PATCH v4] pci: prevent putting nvidia GPUs into lower device states on certain intel bridges
On Thu, Nov 21, 2019 at 11:39:23PM +0100, Rafael J. Wysocki wrote:
> On Thu, Nov 21, 2019 at 8:49 PM Mika Westerberg
> <mika.westerberg at intel.com> wrote:
> >
> > On Thu, Nov 21, 2019 at 04:43:24PM +0100, Rafael J. Wysocki wrote:
> > > On Thu, Nov 21, 2019 at 1:52 PM Mika Westerberg
> > > <mika.westerberg at intel.com> wrote:
> > > >
2012 Jun 24
0
nouveau _BIOS method
...CT1.ACTT.PSV
0340: 54 08 54 43 31 56 08 54 43 32 56 08 54 53 50 56 T.TC1V.TC2V.TSPV
0350: 08 43 52 54 54 08 44 54 53 45 08 44 54 53 31 08 .CRTT.DTSE.DTS1.
0360: 44 54 53 32 08 44 54 53 46 08 00 38 52 45 56 4e DTS2.DTSF..8REVN
0370: 08 00 10 41 50 49 43 08 54 43 4e 54 08 50 43 50 ...APIC.TCNT.PCP
0380: 30 08 50 43 50 31 08 50 50 43 4d 08 50 50 4d 46 0.PCP1.PPCM.PPMF
0390: 20 43 36 37 4c 08 4e 41 54 50 08 43 4d 41 50 08 C67L.NATP.CMAP.
03a0: 43 4d 42 50 08 4c 50 54 50 08 46 44 43 50 08 43 CMBP.LPTP.FDCP.C
03b0: 4d 43 50 08 43 49 52 50 08 53 4d 53 43 08 57 33 MCP.CIRP.SMSC.W3...