search for: tbergstrom

On Mon, Dec 1, 2014 at 3:48 PM, Alexandre Courbot <gnurou at gmail.com> wrote: > On Mon, Dec 1, 2014 at 3:38 PM, Terje Bergström <tbergstrom at nvidia.com> wrote: >> On 29.11.2014 10:44, Alexandre Courbot wrote: >>> On Fri, Nov 28, 2014 at 9:09 PM, Roy Spliet <seven at nimrod-online.com> wrote: >>>> I'm not sure if I completely understand your reply, so forgive me if I am >>>> stating...

On 29.11.2014 10:44, Alexandre Courbot wrote: > On Fri, Nov 28, 2014 at 9:09 PM, Roy Spliet <seven at nimrod-online.com> wrote: >> I'm not sure if I completely understand your reply, so forgive me if I am >> stating some obvious things: >> The reason why I brought this up is because, the way I see it, DTS is the >> replacement for (V)BIOS on ARM platforms,

On Sat, Apr 18, 2015 at 12:37 AM, Terje Bergstrom <tbergstrom at nvidia.com> wrote: > > On 04/17/2015 02:11 AM, Alexandre Courbot wrote: >> >> Tracking the PDE and PTE of each memory chunk can probably be avoided >> if you change your unmapping strategy. Currently you are going through >> the list of nvkm_vm_bp_list, but you k...

On Mon, Dec 1, 2014 at 3:38 PM, Terje Bergström <tbergstrom at nvidia.com> wrote: > On 29.11.2014 10:44, Alexandre Courbot wrote: >> On Fri, Nov 28, 2014 at 9:09 PM, Roy Spliet <seven at nimrod-online.com> wrote: >>> I'm not sure if I completely understand your reply, so forgive me if I am >>> stating some obvious thi...

On Thu, Apr 16, 2015 at 8:06 PM, Vince Hsu <vinceh at nvidia.com> wrote: > Instead of hard-coding the translation bit in subdev driver, we refer to > the platform data. > > Signed-off-by: Vince Hsu <vinceh at nvidia.com> > --- > drm/nouveau/nvkm/subdev/instmem/gk20a.c | 13 +++++++++---- > 1 file changed, 9 insertions(+), 4 deletions(-) > > diff --git

On Thu, Apr 16, 2015 at 8:06 PM, Vince Hsu <vinceh at nvidia.com> wrote: > The IOMMU physical translation bit might vary with different SoCs. So add > a variable to specify this bit for GK20A. > > Signed-off-by: Vince Hsu <vinceh at nvidia.com> > --- > drm/nouveau/nouveau_platform.c | 19 +++++++++++++++++++ > drm/nouveau/nouveau_platform.h | 1 + > 2 files

On Thu, Apr 16, 2015 at 8:06 PM, Vince Hsu <vinceh at nvidia.com> wrote: > This patch implements a way to aggregate the small pages and make them be > mapped as big page(s) by utilizing the platform IOMMU if supported. And then > we can enable compression support for these big pages later. > > Signed-off-by: Vince Hsu <vinceh at nvidia.com> > --- >

Two questions -- (a) What's the perf impact of doing this? Less work for the GPU MMU but more work for the IOMMU... (b) Would it be a good idea to do this for desktop GPUs that are on CPUs with IOMMUs in them (VT-d and whatever the AMD one is)? Is there some sort of shared API for this stuff that you should be (or are?) using? -ilia On Thu, Apr 16, 2015 at 7:06 AM, Vince Hsu <vinceh

...atyana.E.Nikolova@intel.com> Taylor Ralph <tralph@mythtv.org> Tej Parkash <tej.parkash@qlogic.com> Tejun Heo <tj@kernel.org> Tejun Heo <tj@kernel.org>nnn Tejun Heo <tj@redhat.com> Teppei Kamijou <teppei.kamijou.yb@renesas.com> Terje Bergstrom <tbergstrom@nvidia.com> Tero Kristo <t-kristo@ti.com> Tero Kristo <Tero Kristo <t-kristo@ti.com> Tero Roponen <tero.roponen@gmail.com> Tested-by: Simon Horman <horms@verge.net.au> Tetsuo Handa <penguin-kernel@I-love.SAKURA.ne.jp> [tomoyo] Tetsuo Handa <penguin...

...atyana.E.Nikolova@intel.com> Taylor Ralph <tralph@mythtv.org> Tej Parkash <tej.parkash@qlogic.com> Tejun Heo <tj@kernel.org> Tejun Heo <tj@kernel.org>nnn Tejun Heo <tj@redhat.com> Teppei Kamijou <teppei.kamijou.yb@renesas.com> Terje Bergstrom <tbergstrom@nvidia.com> Tero Kristo <t-kristo@ti.com> Tero Kristo <Tero Kristo <t-kristo@ti.com> Tero Roponen <tero.roponen@gmail.com> Tested-by: Simon Horman <horms@verge.net.au> Tetsuo Handa <penguin-kernel@I-love.SAKURA.ne.jp> [tomoyo] Tetsuo Handa <penguin...

...atyana.E.Nikolova@intel.com> Taylor Ralph <tralph@mythtv.org> Tej Parkash <tej.parkash@qlogic.com> Tejun Heo <tj@kernel.org> Tejun Heo <tj@kernel.org>nnn Tejun Heo <tj@redhat.com> Teppei Kamijou <teppei.kamijou.yb@renesas.com> Terje Bergstrom <tbergstrom@nvidia.com> Tero Kristo <t-kristo@ti.com> Tero Kristo <Tero Kristo <t-kristo@ti.com> Tero Roponen <tero.roponen@gmail.com> Tested-by: Simon Horman <horms@verge.net.au> Tetsuo Handa <penguin-kernel@I-love.SAKURA.ne.jp> [tomoyo] Tetsuo Handa <penguin...

...<tedd.an@intel.com> Tej Parkash <tej.parkash@qlogic.com> Tejun Heo <tj@kernel.org> Tejun Heo <tj@kernel.org>nnn Tejun Heo <tj@redhat.com> Teppei Kamijou <teppei.kamijou.yb@renesas.com> Teppo Kotilainen <qubit303@gmail.com> Terje Bergstrom <tbergstrom@nvidia.com> Tero Kristo <t-kristo@ti.com> Tero Kristo <Tero Kristo <t-kristo@ti.com> Tero Roponen <tero.roponen@gmail.com> Terry Barnaby <terry@beam.ltd.uk> Tested-by: Simon Horman <horms@verge.net.au> Tetsuo Handa <penguin-kernel@I-love.SAKURA.ne....

...<tedd.an@intel.com> Tej Parkash <tej.parkash@qlogic.com> Tejun Heo <tj@kernel.org> Tejun Heo <tj@kernel.org>nnn Tejun Heo <tj@redhat.com> Teppei Kamijou <teppei.kamijou.yb@renesas.com> Teppo Kotilainen <qubit303@gmail.com> Terje Bergstrom <tbergstrom@nvidia.com> Tero Kristo <t-kristo@ti.com> Tero Kristo <Tero Kristo <t-kristo@ti.com> Tero Roponen <tero.roponen@gmail.com> Terry Barnaby <terry@beam.ltd.uk> Tested-by: Simon Horman <horms@verge.net.au> Tetsuo Handa <penguin-kernel@I-love.SAKURA.ne....

...<tedd.an@intel.com> Tej Parkash <tej.parkash@qlogic.com> Tejun Heo <tj@kernel.org> Tejun Heo <tj@kernel.org>nnn Tejun Heo <tj@redhat.com> Teppei Kamijou <teppei.kamijou.yb@renesas.com> Teppo Kotilainen <qubit303@gmail.com> Terje Bergstrom <tbergstrom@nvidia.com> Tero Kristo <t-kristo@ti.com> Tero Kristo <Tero Kristo <t-kristo@ti.com> Tero Roponen <tero.roponen@gmail.com> Terry Barnaby <terry@beam.ltd.uk> Tested-by: Simon Horman <horms@verge.net.au> Tetsuo Handa <penguin-kernel@I-love.SAKURA.ne....

...<tedd.an@intel.com> Tej Parkash <tej.parkash@qlogic.com> Tejun Heo <tj@kernel.org> Tejun Heo <tj@kernel.org>nnn Tejun Heo <tj@redhat.com> Teppei Kamijou <teppei.kamijou.yb@renesas.com> Teppo Kotilainen <qubit303@gmail.com> Terje Bergstrom <tbergstrom@nvidia.com> Tero Kristo <t-kristo@ti.com> Tero Kristo <Tero Kristo <t-kristo@ti.com> Tero Roponen <tero.roponen@gmail.com> Terry Barnaby <terry@beam.ltd.uk> Tested-by: Simon Horman <horms@verge.net.au> Tetsuo Handa <penguin-kernel@I-love.SAKURA.ne....

...ej Parkash <tej.parkash@qlogic.com> Tejun Heo <tj@kernel.org Tejun Heo <tj@kernel.org> Tejun Heo <tj@kernel.org>nnn Tejun Heo <tj@redhat.com> Teppei Kamijou <teppei.kamijou.yb@renesas.com> Teppo Kotilainen <qubit303@gmail.com> Terje Bergstrom <tbergstrom@nvidia.com> Tero Kristo <t-kristo@ti.com> Tero Kristo <Tero Kristo <t-kristo@ti.com> Tero Roponen <tero.roponen@gmail.com> Terry Barnaby <terry@beam.ltd.uk> Terry Suereth <terry.suereth@gmail.com> Tested-by: Simon Horman <horms@verge.net.au> T...

...ej Parkash <tej.parkash@qlogic.com> Tejun Heo <tj@kernel.org Tejun Heo <tj@kernel.org> Tejun Heo <tj@kernel.org>nnn Tejun Heo <tj@redhat.com> Teppei Kamijou <teppei.kamijou.yb@renesas.com> Teppo Kotilainen <qubit303@gmail.com> Terje Bergstrom <tbergstrom@nvidia.com> Tero Kristo <t-kristo@ti.com> Tero Kristo <Tero Kristo <t-kristo@ti.com> Tero Roponen <tero.roponen@gmail.com> Terry Barnaby <terry@beam.ltd.uk> Terry Suereth <terry.suereth@gmail.com> Tested-by: Simon Horman <horms@verge.net.au> T...

On 23.05.2014 17:40, Alex Courbot wrote: > On 05/23/2014 06:59 PM, Lucas Stach wrote: > So after checking with more knowledgeable people, it turns out this is > the expected behavior on ARM and BAR regions should be mapped uncached > on GK20A. All the more reasons to avoid using the BAR at all. This is actually specific to Tegra. >> You may want to make yourself aware of all