Displaying 5 results from an estimated 5 matches for "tbalegen".
Did you mean:
tablegen
2015 Dec 10
3
Allowing virtual registers after register allocation
...s won't be true anymore
- regmask clobbers only affect physregs
(- You cannot reuse the existing regalloc infrastructure, but IMO that's not a good idea anyway for virtual ISAs)
Problems when allowing the dynamic creation of physregs:
- The current assumption of all register being known at tbalegen time will mean that we probably need bigger changes to support dynamically growing physreg lists and it may take a while until we have flushed out all places that relied on a fixed-register number assumption.
- You probably do not want to compute/modify some information like register class subsets/...
2016 Jan 13
2
Allowing virtual registers after register allocation
...ou cannot reuse the existing regalloc infrastructure, but IMO that's
>> not a good idea anyway for virtual ISAs)
>>
>
> Agreed.
>
>
>>
>> Problems when allowing the dynamic creation of physregs:
>> - The current assumption of all register being known at tbalegen time
>> will mean that we probably need bigger changes to support dynamically
>> growing physreg lists and it may take a while until we have flushed out all
>> places that relied on a fixed-register number assumption.
>>
>
> This seems like a really big deal to me; plu...
2016 Jan 22
2
Allowing virtual registers after register allocation
...c infrastructure, but IMO that's
>>> not a good idea anyway for virtual ISAs)
>>>
>>
>> Agreed.
>>
>>
>>>
>>> Problems when allowing the dynamic creation of physregs:
>>> - The current assumption of all register being known at tbalegen time
>>> will mean that we probably need bigger changes to support dynamically
>>> growing physreg lists and it may take a while until we have flushed out all
>>> places that relied on a fixed-register number assumption.
>>>
>>
>> This seems like a re...
2015 Dec 10
3
Allowing virtual registers after register allocation
----- Original Message -----
> From: "Kevin B Smith" <kevin.b.smith at intel.com>
> To: "Hal Finkel" <hfinkel at anl.gov>
> Cc: "Krzysztof Parzyszek" <kparzysz at codeaurora.org>, llvm-dev at lists.llvm.org
> Sent: Thursday, December 10, 2015 2:32:36 PM
> Subject: RE: [llvm-dev] Allowing virtual registers after register allocation
>
2016 Jan 22
2
Allowing virtual registers after register allocation
...he existing regalloc infrastructure, but IMO that's not a good idea anyway for virtual ISAs)
>>>
>>> Agreed.
>>>
>>>
>>> Problems when allowing the dynamic creation of physregs:
>>> - The current assumption of all register being known at tbalegen time will mean that we probably need bigger changes to support dynamically growing physreg lists and it may take a while until we have flushed out all places that relied on a fixed-register number assumption.
>>>
>>> This seems like a really big deal to me; plus a lot of the disc...