Displaying 1 result from an estimated 1 matches for "targetregistr".
Did you mean:
targetregistry
2011 Jul 29
1
[LLVMdev] How to send LLVM IR to a code generator backend
Hi,
I have implemented a very simple code generator backend, that I would
like to test. I currently have a Module object containing the LLVM IR
that I would like to turn into machine code, but I'm not quite sure how
to pass it off to the backend to do the instruction selection and begin
the process of code generation. How do I go about doing this?
Thanks,
Tom