search for: targetinstrformat

Displaying 3 results from an estimated 3 matches for "targetinstrformat".

Did you mean: targetinstrformats
[LLVMdev] Question about TableGen when adding LLVM Backend.
2011 Mar 09
2
[LLVMdev] Question about TableGen when adding LLVM Backend.
...leGen" to generate code for register definition, register aliases, and register classes from a target-specific RegisterInfo.td input file. 3. Describe the instruction set of the target. Use "TableGen" to generate code for target-specific instructions from target-specific versions of TargetInstrFormats.td andTargetInstrInfo.td. 4. Describe the selection and conversion of the LLVM IR from a Directed Acyclic Graph (DAG) representation of instructions to native target-specific instructions. Use "TableGen" to generate code that matches patterns and selects instructions based on additional...
[LLVMdev] Question about TableGen when adding LLVM Backend.
2011 Mar 09
0
[LLVMdev] Question about TableGen when adding LLVM Backend.
...to generate code for register definition, register aliases, and register classes from a target-specific RegisterInfo.td input file. > > 3. Describe the instruction set of the target. Use "TableGen" to generate code for target-specific instructions from target-specific versions of TargetInstrFormats.td andTargetInstrInfo.td. > > 4. Describe the selection and conversion of the LLVM IR from a Directed Acyclic Graph (DAG) representation of instructions to native target-specific instructions. Use "TableGen" to generate code that matches patterns and selects instructions based on...
[LLVMdev] Question about TableGen when adding LLVM Backend.
2011 Mar 10
2
[LLVMdev] Question about TableGen when adding LLVM Backend.
...egister definition, register aliases, and register classes from a > target-specific RegisterInfo.td input file. > > > > 3. Describe the instruction set of the target. Use "TableGen" to generate > code for target-specific instructions from target-specific versions of > TargetInstrFormats.td andTargetInstrInfo.td. > > > > 4. Describe the selection and conversion of the LLVM IR from a Directed > Acyclic Graph (DAG) representation of instructions to native target-specific > instructions. Use "TableGen" to generate code that matches patterns and > select...