Displaying 4 results from an estimated 4 matches for "t142".
Did you mean:
142
2016 Jun 25
2
Question about VectorLegalizer::ExpandStore() with v4i1
...align=4), trunc to i1> t0, t136, t32, undef:i64
t136: i32 = extract_vector_elt t128, Constant:i64<1>
ch = store<ST1[%16](align=4), trunc to i1> t0, t139, t32, undef:i64
t139: i32 = extract_vector_elt t128, Constant:i64<2>
ch = store<ST1[%16](align=4), trunc to i1> t0, t142, t32, undef:i64
t142: i32 = extract_vector_elt t128, Constant:i64<3>
As you can see above SelectionDAG, if backend decides to expand vector
store with v4i1, vector legalizer generates 4 store with same
destination address. I think it needs to handle non-byte addressable
types like ExpandLo...
2016 Jun 28
0
Question about VectorLegalizer::ExpandStore() with v4i1
...1> t0, t136, t32, undef:i64
> t136: i32 = extract_vector_elt t128, Constant:i64<1>
> ch = store<ST1[%16](align=4), trunc to i1> t0, t139, t32, undef:i64
> t139: i32 = extract_vector_elt t128, Constant:i64<2>
> ch = store<ST1[%16](align=4), trunc to i1> t0, t142, t32, undef:i64
> t142: i32 = extract_vector_elt t128, Constant:i64<3>
>
> As you can see above SelectionDAG, if backend decides to expand vector
> store with v4i1, vector legalizer generates 4 store with same
> destination address. I think it needs to handle non-byte address...
2016 Jun 28
2
Question about VectorLegalizer::ExpandStore() with v4i1
...t32, undef:i64
>> t136: i32 = extract_vector_elt t128, Constant:i64<1>
>> ch = store<ST1[%16](align=4), trunc to i1> t0, t139, t32, undef:i64
>> t139: i32 = extract_vector_elt t128, Constant:i64<2>
>> ch = store<ST1[%16](align=4), trunc to i1> t0, t142, t32, undef:i64
>> t142: i32 = extract_vector_elt t128, Constant:i64<3>
>>
>> As you can see above SelectionDAG, if backend decides to expand vector
>> store with v4i1, vector legalizer generates 4 store with same
>> destination address. I think it needs to han...
2016 Jul 30
1
Instruction selection bug for vector store with FixedStack
...end.
Below follows and excerpt of the Selection DAG with the problem:
Optimized legalized selection DAG: BB#16 'foo:vector.body34'
SelectionDAG has 71 nodes:
t0: ch = EntryToken
t6: v8i64,ch = CopyFromReg t0, Register:v8i64 %vreg19
t142: i64,ch = CopyFromReg t0, Register:i64 %vreg18
t143: i64 = add t142, Constant:i64<8>
t172: ch = store<ST64[FixedStack6]> t0, t6, FrameIndex:i64<6>, undef:i64
t173: i64,ch = load<LD8[FixedStack6](align=64)> t172, FrameIndex:i64<6>,...