search for: subpass

Displaying 11 results from an estimated 11 matches for "subpass".

Did you mean: smbpass
2004 Aug 09
2
[LLVMdev] How to get LoopInfo within Pass subclass?
...it in markPassUsed though, because FP was never added to CurrentAnalyses. It was just added to the Batcher. So here's some changes that look necessary. This is likely to be an oversimplified view, but hopefully it's a start. 1 - in add(), discover that the pass we're requiring is a subpass, and create more of them. This is the natural place to do it, but can we do this here, or do we not know enough about the passes? 2 - in addPass(SubPassClass, ...), add those FPs to CurrentAnalyses. Should we have a map of BatcherClasses - (function, BatcherClass) pairs instead of just one Batc...
2004 Aug 09
0
[LLVMdev] How to get LoopInfo within Pass subclass?
...dded to > CurrentAnalyses. It was just added to the Batcher. Yeah, this is the problem. > So here's some changes that look necessary. This is likely to be an > oversimplified view, but hopefully it's a start. > > 1 - in add(), discover that the pass we're requiring is a subpass, and > create more of them. This is the natural place to do it, but can we do > this here, or do we not know enough about the passes? I think this should work, the problem is that you might have to recurse and do some other funky stuff. Imagine you have the following situation: PM.add(func...
2013 Apr 25
0
[LLVMdev] Proposal for new Legalization framework
On 4/24/2013 8:05 PM, Nadav Rotem wrote: > > Everything. This includes all of the custom lowering code for all of the > targets, all of dagcombine, and maybe all of the patterns in the TD files. I may have missed the discussion, but why are we trying to move away from the SelectionDAG? Are there specific problems that we don't want to fix or live with? If so, what are they?
2017 Mar 07
2
Specifying conditional blocks for the back end
Hello. Because I experience optimizations (DCE, OoO schedule) which mess the correct semantics of the list of instructions lowered in ISelLowering from the VSELECT LLVM instruction, and these bad transformations happen even before scheduling, at later I-sel subpasses, I try to fix this problem by lowering VSELECT to only one pseudo-instruction and LATER translate it to a list of instructions and use bundles and maybe also PredicateInstruction(), which is employed also in IfConversion.cpp. More exactly I'm trying to use a pseudo-instruction that wil...
2013 Apr 25
1
[LLVMdev] Proposal for new Legalization framework
...legalize patch I attached at the beginning of this thread doesn't need a worklist or a sort; it just walks down the instructions in each block, which is handy. Another reason why people don't like SelectionDAG framework is that it's slow. It's effectively one big pass (with several subpasses), and it consistently scores among the top of the compile time profiles. At one time, I did a bunch of work to try to make it faster, though I don't think I did all the right things. I think there are still several opportunities to speed it up significantly. However, some of the problems are...
2004 Aug 06
0
[LLVMdev] How to get LoopInfo within Pass subclass?
On Thu, 5 Aug 2004, Michael McCracken wrote: > > You're right that FunctionPass's are not supposed to have state > > (something that many people overlook :) ), however, for now, nothing > > will break if it does have state, and this is really the only way > > around this. > > I'm not sure if I can do this. The pass I'm writing is writing info >
2017 Mar 03
2
Specifying conditional blocks for the back end
Hello. For my back end for the Connex SIMD research processor I want to implement conditional blocks (I guess the better term is predicated blocks). Predicated blocks are bordered by two instructions WHEREEQ (or WHERELT, etc) and ENDWHERE. For example, the following code executes the instructions inside the WHERE block only for the lanes where R0 == R1: EQ R0, R1;
2013 Apr 25
3
[LLVMdev] Proposal for new Legalization framework
On Apr 24, 2013, at 5:53 PM, Reed Kotler <rkotler at mips.com> wrote: > One question : > > "In the spirit of the (long-term) intent to migrate away from the > SelectionDAG framework" > > .. is this meant in general or just in respect to legalization? Everything. This includes all of the custom lowering code for all of the targets, all of dagcombine, and maybe
2004 Aug 10
1
[LLVMdev] How to get LoopInfo within Pass subclass?
...ed to hold off working on this problem as long as it isn't on my critical path. However, some free time spent on it can't hurt. Maybe if I talk about it enough I'll inspire someone else to work on it. :) >> >> 1 - in add(), discover that the pass we're requiring is a subpass, and >> create more of them. This is the natural place to do it, but can we do >> this here, or do we not know enough about the passes? > > I think this should work, the problem is that you might have to recurse > and do some other funky stuff. Imagine you have the following...
2004 Aug 06
2
[LLVMdev] How to get LoopInfo within Pass subclass?
On Aug 5, 2004, at 5:30 PM, Chris Lattner wrote: > On Thu, 5 Aug 2004, Michael McCracken wrote: > >> Hi, I have a hopefully quick question. I'm writing a Pass that needs >> to >> see a whole module at a time and keep some state, so I subclassed >> Pass. >> However, I want to be able to see the Loops in each Function. Roughly, > > ok. > >>
2017 Apr 20
4
[cfe-dev] FE_INEXACT being set for an exact conversion from float to unsigned long long
> This seems like it was done for perf reason (mispredict). Conditional-to-cmov transformation should keep > from introducing additional observable side-effects, and it's clear that whatever did this did not account > for floating point exception. That’s a very reasonable statement, but I’m not sure it corresponds to the way we have typically approached this sort of problem. In