search for: sshl

Hello, This is an RFC for adding intrinsics which perform saturating signed/unsigned left shift. There is currently a patch on Phabricator here: https://reviews.llvm.org/D83216 The intrinsics are of the form i32 @llvm.sshl.sat.i32(i32, i32) i32 @llvm.ushl.sat.i32(i32, i32) <4 x i32> @llvm.sshl.sat.v4i32(<4 x i32>, <4 x i32>) <4 x i32> @llvm.ushl.sat.v4i32(<4 x i32>, <4 x i32>) and are overloaded with a single type which can be either an integer type or a vector of inte...

Hey everybody, Is it alright to run two TDM400s on the same machine? If it is, how would one differentiate between the channels on each card? So, if I'm running strait FXS and my first card is fxsks 1-4, would the second be fxsks 5-8? Would there be any interrupt problems? Any help would be great! Thanks! Tj -------------- next part -------------- An HTML attachment was