Displaying 5 results from an estimated 5 matches for "scavanger".
Did you mean:
scavange
2006 May 24
1
[LLVMdev] Re: Spilling register and frame indices
Chris Lattner wrote:
>> and then have 'virtual_register' allocated on next iteration of register
>> allocator?
>
> This is one approach. Another approach is to have to spiller scavange
> registers, which is the subject of this enhancement request:
> http://llvm.org/PR768
Can you given some references for this "scavange" thing? Google and
ResearchIndex
2006 May 23
0
[LLVMdev] Spilling register and frame indices
On Tue, 23 May 2006, Vladimir Prus wrote:
> right now, LLVM does register spilling by:
>
> 1. Creating stack object
> 2. Passing index of that stack object to MRegisterInfo::storeRegToStackSlot
> 3. At later stage, frame indices are replaced by calling to
> MRegisterInfo::eliminateFrameIndex.
>
> This works for me, but there's slight problem. The target does not have
2006 May 23
4
[LLVMdev] Spilling register and frame indices
Hi,
right now, LLVM does register spilling by:
1. Creating stack object
2. Passing index of that stack object to MRegisterInfo::storeRegToStackSlot
3. At later stage, frame indices are replaced by calling to
MRegisterInfo::eliminateFrameIndex.
This works for me, but there's slight problem. The target does not have
"register + contant" addressing mode, so accessing frame index
2008 Jan 18
1
gboxplot (JMP Diamond plot in R?)
I am looking to replicate the functionality of the JMP diamond plot in R. I have found the following enhancement and no other references(see below). I have tried to contact the author via email and I have had no luck.
Does any know if this functionality exists in R? If it does not does anyone know how to contact the author of the enhancement request?
"Hi,
I experimented with a set of S
2015 Jan 29
3
[LLVMdev] creating a vreg in eliminateFrameIndex()
Hello LLVM,
The ARM target sometimes adds an instruction with a virtual register
in eliminateFrameIndex():
https://github.com/llvm-mirror/llvm/blob/master/lib/Target/ARM/ARMBaseRegisterInfo.cpp
This looks late for a virtual register to appear. Where is this vreg made real?
Thanks,
-steve