Displaying 4 results from an estimated 4 matches for "s_mov_b32".
Did you mean:
v_mov_b32
2015 Oct 23
3
[AMDGPU] AMDGPUAsmParser fails to parse several instructions
...3.8 + libclc
and assembling the code with lld (The LLVM linker). The assembly code
contains the following assembly codes (and lots of other similar format
assembly) that fails to be parsed by AMDGPUAsmParser. It seems to me that
both are valid instructions after looking at the SI instruction spec.
s_mov_b32 s0, 0xfe5163ab
v_mad_f32 v9, 0.5, v5, -v8
To reproduce this, I write this two lines in a text file and run
llvm-mc -arch=amdgcn -mcpu=kaveri input.s
The first line has the following error message:
sop1-playground.s:1:15: error: invalid immediate: only 32-bit values are
legal
s_mov_b32 s0, 0xfe5...
2013 Oct 10
2
[LLVMdev] [PATCH] R600/SI: Embed disassembly in ELF object
...ly text to compiled object files, when
a code dump is requested, to assist debugging in Mesa clients.
Here's an example of the output in a Mesa client with a corresponding
patch and RADEON_DUMP_SHADERS set:
Shader Disassembly:
S_WQM_B64 EXEC, EXEC ; BEFE0A7E
S_MOV_B32 M0, SGPR6 ; BEFC0306
V_INTERP_MOV_F32 VGPR0, P0, 3, 0, [M0] ; C8020302
V_INTERP_MOV_F32 VGPR1, P0, 2, 0, [M0] ; C8060202
V_INTERP_MOV_F32 VGPR2, P0, 1, 0, [M0] ; C80A0102
V_INTERP_MOV_F32 VGPR3, P0, 0, 0, [M0] ; C80E0002
EXP...
2015 Oct 24
2
[AMDGPU] AMDGPUAsmParser fails to parse several instructions
...om> wrote:
>
> > On Oct 23, 2015, at 3:36 AM, 李弘宇 via llvm-dev <llvm-dev at lists.llvm.org>
> wrote:
>
> > The first line has the following error message:
> >
> > sop1-playground.s:1:15: error: invalid immediate: only 32-bit values are
> legal
> > s_mov_b32 s0, 0xfe5163ab
>
> I’ve fixed this problem in r251132.
>
Thanks for the reply and the quick fix of negative 32-bit immediate.
> >
> > The second line of the assembly has the assertion fail:
> >
> > llvm-mc:
> /mnt/dm-0/codebase/Compilers/LLVM/llvm/lib/Target/...
2013 Oct 10
0
[LLVMdev] [PATCH] R600/SI: Embed disassembly in ELF object
...a code dump is requested, to assist debugging in Mesa clients.
>
> Here's an example of the output in a Mesa client with a corresponding
> patch and RADEON_DUMP_SHADERS set:
>
> Shader Disassembly:
>
> S_WQM_B64 EXEC, EXEC ; BEFE0A7E
> S_MOV_B32 M0, SGPR6 ; BEFC0306
> V_INTERP_MOV_F32 VGPR0, P0, 3, 0, [M0] ; C8020302
> V_INTERP_MOV_F32 VGPR1, P0, 2, 0, [M0] ; C8060202
> V_INTERP_MOV_F32 VGPR2, P0, 1, 0, [M0] ; C80A0102
> V_INTERP_MOV_F32 VGPR3, P0, 0, 0, [M0]...