Displaying 3 results from an estimated 3 matches for "rl220341".
2016 Nov 07
5
should we have IR intrinsics for integer min/max?
...structure/accuracy of the cost models
used by the vectorizers and other passes. I don't think they ever
special-case the cmp+sel pair as a possibly unified (and therefore cheaper
than the sum of the parts) operation.
Note that we added FP variants for min/max ops with:
https://reviews.llvm.org/rL220341
-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://lists.llvm.org/pipermail/llvm-dev/attachments/20161107/eaa508e6/attachment.html>
2016 Nov 08
2
should we have IR intrinsics for integer min/max?
...the parts) operation.
>
> We don't have a facility currently for the target to provide a cost for
> combined operations. We should, but there's design work to be done.
>
> -Hal
>
>
> Note that we added FP variants for min/max ops with:
> https://reviews.llvm.org/rL220341
>
>
>
> _______________________________________________
> LLVM Developers mailing list
> llvm-dev at lists.llvm.org
> http://lists.llvm.org/cgi-bin/mailman/listinfo/llvm-dev
>
>
>
>
> --
> Hal Finkel
> Lead, Compiler Technology and Programming Languages
>...
2014 Oct 27
2
[LLVMdev] LLVM Weekly - #43, Oct 27th 2014
...e LLVM dev
meeting](http://article.gmane.org/gmane.comp.compilers.llvm.devel/78068).
## LLVM commits
* The `nonnull` metadata has been introduced for Load instructions.
[r220240](http://reviews.llvm.org/rL220240).
* minnum and maxnum intrinsics have been added.
[r220341](http://reviews.llvm.org/rL220341),
[r220342](http://reviews.llvm.org/rL220342).
* The Hexagon backend gained a basic disassembler.
[r220393](http://reviews.llvm.org/rL220393).
* PassConfig gained usingDefaultRegAlloc to tell if the default register
allocator is being used. [r220321](http://reviews.llvm.org/rL220321).
* An llvm-...