Displaying 5 results from an estimated 5 matches for "ret_addr".
Did you mean:
ref_addr
2015 Jan 26
3
[LLVMdev] Backend optimizations
Hi,
I'm writting an intrinsics for the X86 plateform that replace every
'call' instruction by a 'push ret_addr' followed by a 'jmp func_addr'.
I'm doing this in the X86ISelLowering class with a custom inserter.
So if I have something like this:
0x0 call foobar
0x1 ...
the call will be replaced like this:
0x0 push 0x2
0x1 jmp foobar_addr
0x2 ...
This works fine in -O0, but when I try to...
2001 Nov 19
1
Crash when pressing OK/Cancel in User Preferences - Lotus Notes RNext
Wine version: 20011108
CVS update run this morning
Ran the following commands
make uninstall
make clean
/tools/wineinstall
Lotus Notes RNext running OK with latest CVS (I was having problems where
buttons would not work), however if I go into User Preferences, and then
click on either the OK or Cancel button, a crash occurs producing the
following in the debugger....
WineDbg starting...
2007 Aug 08
2
[LLVMdev] Destination register needs to be valid after callee saved register restore when tail calling
Hello, Arnold.
> with the sentence i tried to express the question whether there is a
> way to persuade the code generator to use another register to load (or
> move) the function pointer to (right before the callee saved register
> restore) but thinking a little further that's nonsense.
Why don't define some special op for callee address and custom lower it?
I really
2008 Feb 28
7
[PATCH 0/5] RFC: ia64/pv_ops: ia64 intrinsics paravirtualization
...* Option 2: direct branch
The code would look like
static inline unsigned long
paravirt_get_cpuid(int index)
{
register __u64 ia64_intri_res asm ("r8");
register __u64 __index asm ("r8") = index;
register __u64 ret_addr asm ("r9");
asm volatile (paravirt_alt_inst(
"br.cond b0=native_get_cpuid",
/* or brl.cond for fast hypercall */
PARAVIRT_INST_GET_CPUID):
"=r"(ia64_int...
2008 Feb 28
7
[PATCH 0/5] RFC: ia64/pv_ops: ia64 intrinsics paravirtualization
...* Option 2: direct branch
The code would look like
static inline unsigned long
paravirt_get_cpuid(int index)
{
register __u64 ia64_intri_res asm ("r8");
register __u64 __index asm ("r8") = index;
register __u64 ret_addr asm ("r9");
asm volatile (paravirt_alt_inst(
"br.cond b0=native_get_cpuid",
/* or brl.cond for fast hypercall */
PARAVIRT_INST_GET_CPUID):
"=r"(ia64_int...