Displaying 3 results from an estimated 3 matches for "readonlydefine".
2014 Sep 18
2
[LLVMdev] [Vectorization] Mis match in code generated
...cost is less and above reduction is legal to vectorize,
loop vectorizer produces vectorized code :
*IR without vectorization:*
*target datalayout = "e-m:e-p:32:32-f64:32:64-f80:32-n8:16:32-S128"target
triple = "x86_64-pc-linux-gnu"; Function Attrs: nounwind readonlydefine i32
@foo(i32* nocapture readonly %a, i32 %n) #0 {entry: br label
%for.bodyfor.body: ; preds =
%for.body, %entry %i.05 = phi i32 [ 0, %entry ], [ %inc, %for.body ]
%sum.04 = phi i32 [ 0, %entry ], [ %add, %for.body ] %arrayidx =
getelementptr inbounds i32*...
2014 Sep 18
2
[LLVMdev] [Vectorization] Mis match in code generated
...> *IR without vectorization:*
>
>
>
>
>
>
>
>
>
>
>
>
>
>
>
>
>
>
>
>
>
> *target datalayout = "e-m:e-p:32:32-f64:32:64-f80:32-n8:16:32-S128"target
> triple = "x86_64-pc-linux-gnu"; Function Attrs: nounwind readonlydefine i32
> @foo(i32* nocapture readonly %a, i32 %n) #0 {entry: br label
> %for.bodyfor.body: ; preds =
> %for.body, %entry %i.05 = phi i32 [ 0, %entry ], [ %inc, %for.body ]
> %sum.04 = phi i32 [ 0, %entry ], [ %add, %for.body ] %arrayidx =
> get...
2014 Sep 19
3
[LLVMdev] [Vectorization] Mis match in code generated
...>
>>
>>
>>
>>
>>
>>
>>
>>
>>
>>
>>
>>
>>
>>
>> *target datalayout = "e-m:e-p:32:32-f64:32:64-f80:32-n8:16:32-S128"target
>> triple = "x86_64-pc-linux-gnu"; Function Attrs: nounwind readonlydefine i32
>> @foo(i32* nocapture readonly %a, i32 %n) #0 {entry: br label
>> %for.bodyfor.body: ; preds =
>> %for.body, %entry %i.05 = phi i32 [ 0, %entry ], [ %inc, %for.body ]
>> %sum.04 = phi i32 [ 0, %entry ], [ %add, %for.body ] %arr...