Displaying 2 results from an estimated 2 matches for "railgat".
Did you mean:
mailgate
2015 Jan 06
2
[PATCH 2/11] memory: tegra: add mc flush support
On Tue, Dec 23, 2014 at 06:39:55PM +0800, Vince Hsu wrote:
> The flush operation of memory clients is needed for various IP blocks in
> the Tegra SoCs to perform a clean reset.
>
> Signed-off-by: Vince Hsu <vinceh at nvidia.com>
> ---
> drivers/memory/tegra/mc.c | 21 +++++++++++++++++++++
> include/soc/tegra/mc.h | 23 ++++++++++++++++++++++-
> 2 files changed,
2015 Jan 07
0
[PATCH 2/11] memory: tegra: add mc flush support
...set the FLUSH_ENABLE bit for the client
> 2) poll the FLUSH_DONE bit for the client
> 3) assert reset to the client using the CAR
> 4) deassert reset to the client using the CAR
> 5) clear the FLUSH_ENABLE bit for the client
>
Do we ever need to do this outside a powergating or railgating sequence?
> This is really inconvenient because we can't flush the client using a
> single operation. So I think we'll need two functions here, something
> like: tegra_mc_flush_enable/disable(), or tegra_mc_flush_{,de}assert().
> Or maybe even: tegra_mc_reset_{,de}assert() t...