search for: r6xx

Displaying 5 results from an estimated 5 matches for "r6xx".

Did you mean: 6xx
2012 Nov 06
0
[ANNOUNCE] xf86-video-ati 7.0.0
-----BEGIN PGP SIGNED MESSAGE----- Hash: SHA1 xf86-video-ati 7.0.0 is released! This is the first KMS only release. Major changes: - - Enable 2D tiling by default on r6xx+ asics (requires mesa 9.0+). If you are planning to ship xf86-video-ati 7.x with an older version of mesa, please disable 2D tiling. - - xserver 1.13 support including prime - - glamor support - - SI support Adam Jackson (3): Don't bother to include vbe.h Implement ->driv...
2008 Apr 14
0
xf86-video-radeonhd 1.2.1 'Buildfix Release'
Announcing the 'Buildfix Release' of the xf86-video-radeonhd driver. RadeonHD is the X.org X11 driver for AMD GPG (ATI) r5xx/r6xx chipsets. The development is driven by Novell at the time of writing, together with a community of open source developers around this driver. AMD provides free documentation for the chipsets. Note the wiki on http://wiki.x.org/wiki/radeonhd Version 1.2.1 improvements: - Build-fixes for system...
2013 Dec 31
4
[LLVMdev] [Patch][RFC] Change R600 data layout
Hi, I've prepared patches for both LLVM and Clang to change the datalayout for R600. This may seem like a bold move, but I think it is warranted. R600/SI is a strange architecture in that it uses 64bit pointers but does not support 64 bit arithmetic except for load/store operations that roughly map onto getelementptr. The current datalayout for r600 includes n32:64, which is odd
2009 Jan 10
3
[HEADS UP] drm merged to -STABLE
I just merged drm (Direct Rendering) from HEAD. - Support for latest Intel chips - Support and fixes for many AMD/ATI chips r500 and below - Support AMD/ATI IGP based chips (rs690/rs485) - Lots of code cleanups - Lots of other fixes and changes since the existing drm is 2+ years old If you are experiencing a "garbled" screen with
2012 Jun 15
22
[Bug 51144] New: significant pixel corruption in text
...Signed-off-by: Ben Skeggs <bskeggs at redhat.com> with latest git of drm % git log commit d1fcfb17b9642ae351b03056a27b328f314ca80a Author: Jerome Glisse <jglisse at redhat.com> Date: Tue Jun 12 18:09:55 2012 -0400 radeon: force 1D array mode for z/stencil surface On r6xx or evergreen z/stencil surface don't support linear or linear aligned surface, force 1D tiled mode for those. Signed-off-by: Jerome Glisse <jglisse at redhat.com> ======================================= hardware (bought last week, june 2012): motherboard ASUS P8Z77-V Intel...