search for: r330630

Displaying 1 result from an estimated 1 matches for "r330630".

Did you mean: 330630
2018 Apr 30
0
LLVM Weekly - #226, Apr 30th 2018
...or offloading to FPGA accelerators. ## LLVM commits * GlobalISel now has dedicated extended loads. [r331115](https://reviews.llvm.org/rL331115). * A new AArch64 DAG combine will fold offsets into addresses in the case where all users of the global address are of the form globaladdr + constant. [r330630](https://reviews.llvm.org/rL330630). * The new CFIInserter pass is used to ensure correct dwarf unwind information is emitted in the function epilogue. It is currently x86-only. [r330706](https://reviews.llvm.org/rL330706). * The 'call' pseudoinstruction is now supported by the RISC-V MC...