Displaying 1 result from an estimated 1 matches for "predicate_immzext5".
Did you mean:
predicate_immsext8
2010 Jul 06
0
[LLVMdev] Question on the use of TableGen
...3 are registers defined before
I want to have a new integer register file for a different type, e.g. v8i16.
But then I got errors when running tblgen.
Here is the error I got when modifying the MBlaze backend:
BSLLI: (set CPURegs:i32:$dst, (shl:i32 CPURegs:i32:$b,
(imm:{i32:v8i16})<<P:Predicate_immZExt5>>:$c))
../../../bin/tblgen: error:
Included from .../llvm/lib/Target/MBlaze/MBlaze.td:25:
.../llvm/lib/Target/MBlaze/MBlazeInstrInfo.td:347:5: error: In BSLLI: Could
not infer all types in pattern!
def BSLLI : ArithI<0x11, "bslli ", shl, uimm5, immZExt5>;
^
It seem...