Displaying 8 results from an estimated 8 matches for "pratikdand143".
2014 Jun 20
3
[LLVMdev] Inline Assembly in IR
Dear,
Can anybody comment on inserting inline assembly in LLVM IR?
--
Pratik
-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://lists.llvm.org/pipermail/llvm-dev/attachments/20140620/03400e95/attachment.html>
2014 Jun 12
4
[LLVMdev] Problems with make
Dear,
I am currently working on one specific architecture. When I make changes
and try to "make" it takes a very long time as It compiles all the files in
the source.
My question is since I am only editing a few files in the architecture
directory and some files in include directory, Can I speed up my "make" by
running "make" only for a few files?
Can such changes
2014 Jun 10
2
[LLVMdev] Help required in instruction selection.
Dear,
I have the following problem.
I am given 2 instructions say I1 and I2 whose selection should depend on
the operands.
Say the operands have a boolean attribute 'attr'. I would like to select I1
and I2 by some logic that involves the 'attr' attribute of all the operands
involved.
eg: If all operands have attr set to True, I want I1 to be selected to
operate else I2.
How can I
2014 Jun 11
2
[LLVMdev] Help regarding ad new functionality in Backend
Dear,
I am looking at the Instructions defined in the XXXXInstrInfo.td where I
can see a def record defined like below
def ADD8rr : I8rr<0x0,
(outs GR8:$dst), (ins GR8:$src, GR8:$src2),
"add.b\t{$src2, $dst}",
[(set GR8:$dst, (*add *GR8:$src, GR8:$src2)),
(implicit SRW)]>;
Now here I would like the to
2014 Jun 09
2
[LLVMdev] regarding TargetRegisterInfo.h
Dear,
I have been going through the Targets registered with llvm. As I was
looking around, I found an include statement in the file XXXRegisterInfo.h
(XXX is any target),
#include "llvm/Target/TargetRegisterInfo.h"
The question is there is no folder called Target in my llvm directory (file
TargetRegistorInfo.h missing ) and still programs compile in the XXX
architecture. I want access
2014 Jun 09
2
[LLVMdev] regarding TargetRegisterInfo.h
Dear Tim,
Thank you for replying back. I could find the file.
But when I try running tblgen on one of the .td's which has such an include
statement I get "file not found error"
eg: llvm-tblgen X86.td gives file not found where X86.td has an include
statement namely "include "llvm\Target\Target.td".
Can you please clear this too?
Regards,
Pratik
On Mon, Jun 9,
2014 Jun 04
2
[LLVMdev] Guidance regarding a dummy project
Dear,
I am looking to build a compiler-assembler with a custom architecture.
I have a new Instruction set defined with me and I would like atleast my C
programs to get converted to assembly language corresponding to the custom
architecture.
I have been going through llvm and its resources on the web, Can any one of
you offer guidance about the above problem.
All I want is to develop a tool
2014 Jun 18
2
[LLVMdev] LLVM IR, Instructions, Backend, AsmPrinter
Dear,
I am new to llvm and hence have very little idea about a problem that is my
university project.
I am supposed to assume a X86 CPU supporting an instruction ADDenc that
adds two encrypted operands. The original ADD also exists and should
operate on unencrypted operands.
My task is to transform C programs into the new X86 assembly that supports
ADDenc. I have very little idea about this.
I