search for: pnv

Displaying 20 results from an estimated 114 matches for "pnv".

Did you mean: pnp
2012 May 23
1
[PATCH (nouveau)] Add xwayland support
...ned(DRI2) && DRI2INFOREC_VERSION >= 3 struct nouveau_dri2_buffer { @@ -660,6 +664,32 @@ nouveau_dri2_flip_event_handler(unsigned int frame, unsigned int tv_sec, free(flip); } +#ifdef XORG_WAYLAND +static int nouveau_auth_magic(int fd, uint32_t magic) +{ + ScrnInfoPtr pScrn; + NVPtr pNv; + int i; + + /* Not wayland, go stragight to drm */ + if (!xorgWayland) + return drmAuthMagic(fd, magic); + + /* Technically this should actually iterate over xf86Screens. + Since direct access to xf86Screens is going away, though, + we don't bother right now */ + for (i = 0; i < 1;...
2015 Mar 14
1
[PATCH ddx] Add support for VRAM-less devices to the ddx
...2_finish_swap(DrawablePtr draw, unsigned int frame, /* Reference the back buffer to sync it to vblank */ nouveau_pushbuf_refn(push, &(struct nouveau_pushbuf_refn) { src_bo, - NOUVEAU_BO_VRAM | NOUVEAU_BO_RD + NOUVEAU_BO_APER | NOUVEAU_BO_RD }, 1); if (pNv->Architecture >= NV_FERMI) @@ -725,7 +725,7 @@ nouveau_dri2_finish_swap(DrawablePtr draw, unsigned int frame, * on occluded drawables. */ nouveau_pushbuf_refn(push, &(struct nouveau_pushbuf_refn) { dst_bo, - NOUVEAU_BO_VRAM | NOUVEAU_BO_RD + NOUVEAU_BO_APER |...
2012 Jul 04
0
[PATCH] Add xwayland support (v2)
...nouveau_dri2.c +++ b/src/nouveau_dri2.c @@ -653,6 +653,21 @@ nouveau_dri2_flip_event_handler(unsigned int frame, unsigned int tv_sec, free(flip); } +#ifdef XORG_WAYLAND +static int nouveau_auth_magic(ScreenPtr pScreen, uint32_t magic) +{ + ScrnInfoPtr pScrn = xf86ScreenToScrn(pScreen); + NVPtr pNv = NVPTR(pScrn); + + /* Not wayland, go stragight to drm */ + if (!xorgWayland) + return drmAuthMagic(pNv->dev->fd, magic); + + /* Forward the request to our host */ + return xwl_drm_authenticate(pNv->xwl_screen, magic); +} +#endif + Bool nouveau_dri2_init(ScreenPtr pScreen) { @@ -682,6...
2012 Jul 27
1
[PATCH] nvc0: Add and enable vblank support
...articular driver diff --git a/src/nouveau_dri2.c b/src/nouveau_dri2.c index 0b3cc38..62333b1 100644 --- a/src/nouveau_dri2.c +++ b/src/nouveau_dri2.c @@ -316,6 +316,9 @@ nouveau_dri2_finish_swap(DrawablePtr draw, unsigned int frame, NOUVEAU_BO_VRAM | NOUVEAU_BO_RD }, 1); + if (pNv->Architecture >= NV_ARCH_C0) + NVC0SyncToVBlank(dst_pix, REGION_EXTENTS(0, &reg)); + else if (pNv->Architecture >= NV_ARCH_50) NV50SyncToVBlank(dst_pix, REGION_EXTENTS(0, &reg)); else diff --git a/src/nv_dma.c b/src/nv_dma.c index d2a6d00..47c7e12 100644 --- a/src/n...
2009 Aug 17
2
[PATCH] kms: Fix <nv11 hardware cursor.
...anged, 82 insertions(+), 40 deletions(-) diff --git a/src/drmmode_display.c b/src/drmmode_display.c index f2fe0e8..7acddf1 100644 --- a/src/drmmode_display.c +++ b/src/drmmode_display.c @@ -333,7 +333,14 @@ done: static void drmmode_set_cursor_colors (xf86CrtcPtr crtc, int bg, int fg) { + NVPtr pNv = NVPTR(crtc->scrn); + drmmode_crtc_private_ptr drmmode_crtc = crtc->driver_private; + struct nouveau_bo *bo = drmmode_crtc->cursor; + nouveau_bo_map(bo, NOUVEAU_BO_WR); + nv_cursor_convert_cursor(pNv->curImage, bo->map, nv_cursor_width(pNv), + 64, 32, fg | (0xff << 24),...
2013 Jul 22
0
[RFC PATCH] Support running nested in a Mir compositor
...| 10 ++++ 3 files changed, 188 insertions(+), 14 deletions(-) diff --git a/src/nouveau_dri2.c b/src/nouveau_dri2.c index 3785956..2ad9932 100644 --- a/src/nouveau_dri2.c +++ b/src/nouveau_dri2.c @@ -267,7 +267,7 @@ can_exchange(DrawablePtr draw, PixmapPtr dst_pix, PixmapPtr src_pix) NVPtr pNv = NVPTR(scrn); int i; - if (!xf86_config->num_crtc) + if (xorgMir || !xf86_config->num_crtc) return FALSE; for (i = 0; i < xf86_config->num_crtc; i++) { @@ -290,7 +290,7 @@ can_sync_to_vblank(DrawablePtr draw) ScrnInfoPtr scrn = xf86ScreenToScrn(draw->pScreen); NVPtr p...
2009 Mar 08
4
[PATCH 1/5] nv50: implement wfb
...74a226 100644 --- a/src/nouveau_exa.c +++ b/src/nouveau_exa.c @@ -259,7 +259,11 @@ nouveau_exa_mark_sync(ScreenPtr pScreen) static void nouveau_exa_wait_marker(ScreenPtr pScreen, int marker) { - NVSync(xf86Screens[pScreen->myNum]); + ScrnInfoPtr pScrn = xf86Screens[pScreen->myNum]; + NVPtr pNv = NVPTR(pScrn); + + if (!pNv->exa_driver_pixmaps) + NVSync(xf86Screens[pScreen->myNum]); } static Bool @@ -351,17 +355,16 @@ nouveau_exa_modify_pixmap_header(PixmapPtr ppix, int width, int height, if (!nvpix->bo && nvpix->size) { uint32_t cpp = ppix->drawable.bits...
2009 Nov 04
1
[PATCH] nv10/exa: Spring-cleaning
..., 0x900 }, + { PICT_a8r8g8b8, 0x900 }, + {}, + +}, nv10_rt_format[] = { + { PICT_r5g6b5, 0x103 }, + { PICT_x8r8g8b8, 0x108 }, + { PICT_a8r8g8b8, 0x108 }, + {}, +}; + +static int +get_tex_format(PicturePtr pict) +{ + ScrnInfoPtr pScrn = xf86Screens[pict->pDrawable->pScreen->myNum]; + NVPtr pNv = NVPTR(pScrn); + + /* If repeat is set we're always handling a 1x1 texture with + * ARGB/XRGB destination, in that case we change the format to + * use the POT (swizzled) matching format. + */ + struct pict_format *format = + pict->repeat != RepeatNone ? nv10_tex_format_pot : + pNv-&gt...
2015 Sep 29
4
[Bug 92178] New: nouveau framebuffer fails to initialize properly on GeForce 2 Go (NV11M)
https://bugs.freedesktop.org/show_bug.cgi?id=92178 Bug ID: 92178 Summary: nouveau framebuffer fails to initialize properly on GeForce 2 Go (NV11M) Product: xorg Version: unspecified Hardware: x86 (IA32) OS: Linux (All) Status: NEW Severity: normal Priority: medium
2007 May 24
0
[PATCH] add comments to nv_local.h
...define VGA_RD08(base,offset) NV_RD08(base,offset) #if defined(__i386__) #define _NV_FENCE() outb(0x3D0, 0); @@ -69,15 +69,21 @@ #define _NV_FENCE() mem_barrier(); #endif +/* READ_GET returns the location in the push buffer (FIFO) the gpu is + * currently reading from + */ +#define READ_GET(pNv) (((pNv)->FIFO[0x0011] - (pNv)->fifo.put_base) >> 2) -#define READ_GET(pNv) (((pNv)->FIFO[0x0011] - pNv->fifo.put_base) >> 2) +/* WRITE_PUT tells the gpu that there's valid commands in the push buffer + * (FIFO) up until offset "data" + */ #if NV_DMA_DEBUG =...
2015 Jul 29
3
[PATCH 1/2] present: Fixup return type of nouveau_present_init()
...4 --- a/src/nouveau_present.c +++ b/src/nouveau_present.c @@ -293,7 +293,7 @@ nouveau_present_fini(ScreenPtr screen) } } -int +Bool nouveau_present_init(ScreenPtr screen) { ScrnInfoPtr scrn = xf86ScreenToScrn(screen); @@ -304,7 +304,7 @@ nouveau_present_init(ScreenPtr screen) present = pNv->present = calloc(1, sizeof(*present)); if (!present) - return -ENOMEM; + return FALSE; present->info.version = PRESENT_SCREEN_INFO_VERSION; present->info.get_crtc = nouveau_present_crtc; -- 1.9.1
2009 Jun 10
0
[PATCH] Use nanosleep instead of usleep when waiting the hardware.
.....c2cad37 100644 --- a/src/nouveau_hw.c +++ b/src/nouveau_hw.c @@ -208,7 +208,7 @@ static void setPLL_single(ScrnInfoPtr pScrn, uint32_t reg, if (chip_version < 0x17 && chip_version != 0x11) /* wait a bit on older chips */ - usleep(64000); + nouveau_usleep(64000); NVReadRAMDAC(pNv, 0, reg); /* then write the other half as well */ diff --git a/src/nouveau_local.h b/src/nouveau_local.h index d44e2dc..3a8bdf7 100644 --- a/src/nouveau_local.h +++ b/src/nouveau_local.h @@ -43,4 +43,10 @@ #define NOUVEAU_ALIGN(x,bytes) (((x) + ((bytes) - 1)) & ~((bytes) - 1)) +static...
2016 Oct 27
1
[PATCH v2 6/7] copy: add maxwell/pascal copy engine classes
...veau_copy90b5_init }, > { 0x90b5, 4, nouveau_copy90b5_init }, > diff --git a/src/nvc0_accel.c b/src/nvc0_accel.c > index 8da5051..d0a835e 100644 > --- a/src/nvc0_accel.c > +++ b/src/nvc0_accel.c > @@ -156,9 +156,17 @@ NVAccelInitCOPY_NVE0(ScrnInfoPtr pScrn) > { > NVPtr pNv = NVPTR(pScrn); > struct nouveau_pushbuf *push = pNv->pushbuf; > + uint32_t class; > int ret; > > - ret = nouveau_object_new(pNv->channel, 0x0000a0b5, 0xa0b5, > + if (pNv->dev->chipset < 0x110) > + class = 0xa0b5; > + else if (pNv->dev->chipset <...
2015 May 19
2
[PATCH 1/2] Check before trying a solid fill
...++++++++----- 1 file changed, 8 insertions(+), 5 deletions(-) diff --git a/src/drmmode_display.c b/src/drmmode_display.c index 7c1d2bb..2ca1dba 100644 --- a/src/drmmode_display.c +++ b/src/drmmode_display.c @@ -410,12 +410,15 @@ drmmode_fbcon_copy(ScreenPtr pScreen) fallback: if (pdpix) { - pNv->EXADriverPtr->PrepareSolid(pdpix, GXclear, ~0, 0); - pNv->EXADriverPtr->Solid(pdpix, 0, 0, w, h); - pNv->EXADriverPtr->DoneSolid(pdpix); - nouveau_bo_wait(pNv->scanout, NOUVEAU_BO_RDWR, pNv->client); + if (exa->PrepareSolid(pdpix, GXclear, ~0, 0)) { + exa->Solid...
2016 Oct 17
2
[PATCH 4/5] nvc0: refactor TIC uploads to allow different specifies per generation
...; 32); > PUSH_DATA (push, (bo->offset + MISC_OFFSET)); > PUSH_DATA (push, 1); > + } else { > + /* Use new TIC format. Not strictly necessary for GM20x+ */ Yes, but it's also enabled by default in mesa, looks fine. > + IMMED_NVC0(push, SUBC_3D(0x0f10), 1); > + if (pNv->dev->chipset >= 0x120) { > + /* Use center sample locations. */ > + BEGIN_NVC0(push, SUBC_3D(0x11e0), 4); > + PUSH_DATA (push, 0x88888888); > + PUSH_DATA (push, 0x88888888); > + PUSH_DATA (push, 0x88888888); > + PUSH_DATA (push, 0x88888888); > + } >...
2009 Sep 14
1
[Nouveau-cvs] xf86-video-nv: Branch 'master'
...ore continuing > > diff --git a/src/drmmode_display.c b/src/drmmode_display.c > index 3010396..e152e7f 100644 > --- a/src/drmmode_display.c > +++ b/src/drmmode_display.c > @@ -215,6 +215,12 @@ drmmode_fbcon_copy(ScrnInfoPtr pScrn) > exa->DoneCopy(pdpix); > FIRE_RING (pNv->chan); > > + /* wait for completion before continuing, avoids seeing a momentary > + * flash of "corruption" on occasion > + */ > + nouveau_bo_map(pNv->scanout, NOUVEAU_BO_RDWR); > + nouveau_bo_unmap(pNv->scanout); > + > pScreen->DestroyPixmap(pd...
2010 Jul 29
1
[PATCH] Reflow logic to make it easier to follow
...sertions(+), 59 deletions(-) diff --git a/src/nouveau_xv.c b/src/nouveau_xv.c index 4437aa6..eb43207 100644 --- a/src/nouveau_xv.c +++ b/src/nouveau_xv.c @@ -920,7 +920,6 @@ NVPutImage(ScrnInfoPtr pScrn, short src_x, short src_y, short drw_x, { NVPortPrivPtr pPriv = (NVPortPrivPtr)data; NVPtr pNv = NVPTR(pScrn); - PixmapPtr ppix; /* source box */ INT32 xa = 0, xb = 0, ya = 0, yb = 0; /* size to allocate in VRAM and in GART respectively */ @@ -1249,11 +1248,29 @@ CPU_copy: if (pPriv->currentHostBuffer != NO_PRIV_HOST_BUFFER_AVAILABLE) pPriv->currentHostBuffer ^= 1; - /* If...
2016 Oct 16
2
[PATCH] exa: add GM10x acceleration support
...shader/xfrm2nv110.vpc \ shader/Makefile \ nouveau_local.h \ nouveau_copy.h \ diff --git a/src/nouveau_copy.c b/src/nouveau_copy.c index e152a53..c139de6 100644 --- a/src/nouveau_copy.c +++ b/src/nouveau_copy.c @@ -81,6 +81,7 @@ nouveau_copy_init(ScreenPtr pScreen) &pNv->ce_channel); break; case NV_KEPLER: + case NV_MAXWELL: ret = nouveau_object_new(&pNv->dev->object, 0, NOUVEAU_FIFO_CHANNEL_CLASS, &(struct nve0_fifo) { diff --git a/src/nouveau_exa.c b/src/nouveau_exa.c index def66ac..0f02b99 100644 --- a/src/nouveau_exa.c ++...
2016 Oct 27
2
[PATCH v2 5/7] nvc0: refactor TIC uploads to allow different specifics per generation
...n) > PUSH_DATA (push, (bo->offset + MISC_OFFSET) >> 32); > PUSH_DATA (push, (bo->offset + MISC_OFFSET)); > PUSH_DATA (push, 1); > + } else { > + /* Use new TIC format. Not strictly necessary for GM20x+ */ > + IMMED_NVC0(push, SUBC_3D(0x0f10), 1); > + if (pNv->dev->chipset >= 0x120) { > + /* Use center sample locations. */ > + BEGIN_NVC0(push, SUBC_3D(0x11e0), 4); > + PUSH_DATA (push, 0x88888888); > + PUSH_DATA (push, 0x88888888); > + PUSH_DATA (push, 0x88888888); > + PUSH_DATA (push, 0x88888888); > + } >...
2014 Aug 10
3
[PATCH 1/4] exa/nv10: use same clip settings as mesa driver
The higher 0x800 was getting overwritten by the 0x7ff anyways, so it wasn't doing any good. The mesa driver just uses 0x800 for the low portion and doesn't set the 8 bit in the higher portion, so do the same thing here. Signed-off-by: Ilia Mirkin <imirkin at alum.mit.edu> --- src/nv10_exa.c | 4 ++-- 1 file changed, 2 insertions(+), 2 deletions(-) diff --git a/src/nv10_exa.c