Displaying 2 results from an estimated 2 matches for "orsmsx115".
Did you mean:
40orsmsx115
2018 Jan 19
0
: Does OpenMP hints bypass the vectorisation legality check in llvm
....org>
To: Tom Sun <ps702 at cam.ac.uk>, "llvm-dev at lists.llvm.org"
<llvm-dev at lists.llvm.org>
Subject: Re: [llvm-dev] Does OpenMP hints bypass the vectorisation
legality check in llvm
Message-ID:
<E42C235343FF1744BA43DDCC4DF1F1BAB4589935 at ORSMSX115.amr.corp.intel.com>
Content-Type: text/plain; charset="utf-8"
Tom, your understanding is correct per OpenMP SIMD model. Our implementation behaves as you stated. Which is not part of LLVM main trunk yet.
Xinmin
From: llvm-dev [mailto:llvm-dev-bounce...
2018 May 01
0
llvm-dev Digest, Vol 167, Issue 3
...: vivek pandya <vivekvpandya at gmail.com>
> Cc: "llvm-dev at lists.llvm.org" <llvm-dev at lists.llvm.org>
> Subject: Re: [llvm-dev] Need guidance to work on NEW PASS managers
> bugs
> Message-ID:
> <0983E6C011D2DC4188F8761B533492DE825CFA11 at ORSMSX115.amr.
> corp.intel.com>
>
> Content-Type: text/plain; charset="utf-8"
>
> Hi Vivek,
>
> Have you read the mailing list threads on this topic? I don’t believe
> we’re quite ready to make the switch yet. There was a discussion last
> October about what was left...