Displaying 8 results from an estimated 8 matches for "opkind".
Did you mean:
kind
2012 Oct 29
3
[LLVMdev] [llvm-commits] [llvm] r162770 - in /llvm/trunk: include/llvm/CodeGen/MachineOperand.h lib/CodeGen/MachineInstr.cpp
...======================================================
> =======
> --- llvm/trunk/include/llvm/CodeGen/MachineOperand.h (original)
> +++ llvm/trunk/include/llvm/CodeGen/MachineOperand.h Tue Aug 28
> 13:05:48
> +++ 2012
> @@ -60,12 +60,15 @@
> /// union.
> unsigned char OpKind; // MachineOperandType
>
> - /// SubReg - Subregister number, only valid for MO_Register. A
> value of 0
> - /// indicates the MO_Register has no subReg.
> - unsigned char SubReg;
> -
> - /// TargetFlags - This is a set of target-specific operand flags.
> - unsigned c...
2012 Oct 29
0
[LLVMdev] [llvm-commits] [llvm] r162770 - in /llvm/trunk: include/llvm/CodeGen/MachineOperand.h lib/CodeGen/MachineInstr.cpp
...======================
>> =======
>> --- llvm/trunk/include/llvm/CodeGen/MachineOperand.h (original)
>> +++ llvm/trunk/include/llvm/CodeGen/MachineOperand.h Tue Aug 28
>> 13:05:48
>> +++ 2012
>> @@ -60,12 +60,15 @@
>> /// union.
>> unsigned char OpKind; // MachineOperandType
>>
>> - /// SubReg - Subregister number, only valid for MO_Register. A
>> value of 0
>> - /// indicates the MO_Register has no subReg.
>> - unsigned char SubReg;
>> -
>> - /// TargetFlags - This is a set of target-specific operan...
2015 Jun 16
2
[LLVMdev] Replacing a Reg MachineOperand with a non-Reg MachineOperand?
...tOffset(0)' to your change method and that should solve your
>> problem.
>>
>> 2015-06-16 9:15 GMT-07:00 Ryan Taylor <ryta1203 at gmail.com>:
>>
>>> So I have this for ChangeToGlobalAddress(const GlobalValue *GV):
>>>
>>> ...
>>> OpKind = MO_GlobalAddress;
>>> Contents.OffsetedInfo.Val.GV = GV;
>>>
>>> and then I use the function like this:
>>>
>>>
>>> MI->getOperand(1).ChangeToGlobalAddress(MII->getOperand(1).getOperand.getGlobal());
>>>
>>> The operand...
2012 Oct 29
2
[LLVMdev] [llvm-commits] [llvm] r162770 - in /llvm/trunk: include/llvm/CodeGen/MachineOperand.h lib/CodeGen/MachineInstr.cpp
...====
> >> --- llvm/trunk/include/llvm/CodeGen/MachineOperand.h (original)
> >> +++ llvm/trunk/include/llvm/CodeGen/MachineOperand.h Tue Aug 28
> >> 13:05:48
> >> +++ 2012
> >> @@ -60,12 +60,15 @@
> >> /// union.
> >> unsigned char OpKind; // MachineOperandType
> >>
> >> - /// SubReg - Subregister number, only valid for MO_Register. A
> >> value of 0
> >> - /// indicates the MO_Register has no subReg.
> >> - unsigned char SubReg;
> >> -
> >> - /// TargetFlags - This...
2012 Mar 30
1
[LLVMdev] load instruction memory operands value null
Hi,
For a custom target, there is a pass to perform memory dependence analysis, where, i need to get memory pointer for "load instruction". I want to check the pointer alias behavior. I am getting this by considering the memoperands for the load instruction.
For "load instruction", Machine Instruction dumps as below:
vr12<def> = LD_Iri %vr2<kill>, 0;
2015 Jun 16
2
[LLVMdev] Replacing a Reg MachineOperand with a non-Reg MachineOperand?
...t that's
used by the global address operand.
Just add 'setOffset(0)' to your change method and that should solve your
problem.
2015-06-16 9:15 GMT-07:00 Ryan Taylor <ryta1203 at gmail.com>:
> So I have this for ChangeToGlobalAddress(const GlobalValue *GV):
>
> ...
> OpKind = MO_GlobalAddress;
> Contents.OffsetedInfo.Val.GV = GV;
>
> and then I use the function like this:
>
>
> MI->getOperand(1).ChangeToGlobalAddress(MII->getOperand(1).getOperand.getGlobal());
>
> The operand ends up being replaced with the global; however, it's also...
2015 Jun 16
2
[LLVMdev] Replacing a Reg MachineOperand with a non-Reg MachineOperand?
Tom,
My current example is a global address; however, it could be any operand
in theory. The arch allows for direct mem op support for ex instructions,
so it could be any type of address or any type of imm or any type of
register.
For example, we are using intrinsics for some instructions since LLVM
does not support them. Table gen does not allow for matching to direct mem
op because the
2012 Feb 10
1
[LLVMdev] Question about /llvm/trunk/lib/CodeGen/MachineScheduler.cpp
...t;>>>> 0x0000000001a0c814 in llvm::MachineOperand::isReg (this=0x7) at
>>>>> /local/mnt/workspace/slarin/tools/llvm-mainline-
>>>> merged/include/llvm/CodeGen/
>>>>> MachineOperand.h:204
>>>>> 204 bool isReg() const { return OpKind == MO_Register; }
>>>>> (gdb) bt
>>>>> #0 0x0000000001a0c814 in llvm::MachineOperand::isReg (this=0x7) at
>>>>> /local/mnt/workspace/slarin/tools/llvm-mainline-
>>>> merged/include/llvm/CodeGen/
>>>>> MachineOperand.h:204
>...