Displaying 5 results from an estimated 5 matches for "oaa".
Did you mean:
noaa
2008 Apr 09
1
coerce methods and inheritance
...n OrderedAA object:
setAs("A", "OrderedAA",
function(from)
{
cat("I'm the A->OrderedAA coerce method\n")
new("OrderedAA", ii=sort(from at ii))
}
)
My A->OrderedAA coerce method is not called anymore:
> oaa <- as(aa, "OrderedAA")
> oaa
> validObject(oaa)
Error in validObject(oaa) :
invalid class "OrderedAA" object: slot 'ii' is not ordered
This looks like a bug to me.
Thanks,
H.
2005 Dec 13
3
[LLVMdev] The live interval of write-only registers
...ned with any other registers.
The only way I know to do this is defining several instruction
'templates' for an opcode (of course automatically generated by a
script) similar to the x86 code generator in LLVM:
InstrInfo.td:
// ORC: output register class
// TRC: temp register class
def ADDoaa : Inst<0x1234, (ops ORC:$dest, TRC:$src0, $TRC:src1), "add
$dest, $src0, $src1)
The letters (oaa) postfixed to the opcode (ADD) is the template. In
this way the output register won't be joined because they are of
different register classes.
However, the problem with the method is that...
2020 Jul 07
3
hex editor for huge files
-----BEGIN PGP SIGNED MESSAGE-----
Hash: SHA512
hexpeek: a hex editor for huge files
Occasionally I need to work with huge binary files. Over the years I've
tried many different tools and never found one that was exactly what I
wanted. In my experience most hex editors either (1) do not work well
with 4GB+ files or (2) require the user to learn a curses interface and
are not scriptable.
So
2005 Dec 13
0
[LLVMdev] The live interval of write-only registers
...y way I know to do this is defining several instruction
> 'templates' for an opcode (of course automatically generated by a
> script) similar to the x86 code generator in LLVM:
>
> InstrInfo.td:
> // ORC: output register class
> // TRC: temp register class
>
> def ADDoaa : Inst<0x1234, (ops ORC:$dest, TRC:$src0, $TRC:src1), "add
> $dest, $src0, $src1)
>
> The letters (oaa) postfixed to the opcode (ADD) is the template. In
> this way the output register won't be joined because they are of
> different register classes.
Yes. Following the...
2009 Jul 23
1
[PATCH server] changes required for fedora rawhide inclusion.
...m$)PN=2Tg}U&hW3nS%mi^~m;NOh`N8HM at Ni&Jn&(|C
zi at a=lFSGY^nLdXpWGNWgP)ODEzrd0f{rB~=fSl)aRFB7zb+yy$E5`87k(Bf~56T)s
z7HQFb_W`M6JFmR`V&+^8I{Gh;rTllU+rSY*yw-fFSj#xJe`^J?C7UYoSp25?S--qf
zf9>8RUkCKP*3Wo4$dDk-I9ZgWbN*YeE69X?e*N%uQg9CAo|SY1R^6xd>z?_Z!}N(6
zzn1jZpyu?Vty0l85{i!H=8MmwH=oAA#AE at t{|z1HM^6jiV|f$U4-N&$8ryawnu-Um
z>2%fYseIg+s<Ly5 at J&lHQT~sM=)Z1_j&;Dj^>VPXn!46MQP6+W@{MgszBGVj-%Zy)
z!cMpH)k0`3^M^5`UK)gAF<I7=z~n*$q<$QxzubU=nxTQZy78j2iF`VfKY37k;Oro`
zoO?_=7MZ}Zf6otWlE<#>Hj3+u&w1BTud#X)?Akhowfxc%9Qgr(038D;nJ=oSKgniG
z(qaDAg?rfg50cW?Et-D...