Displaying 20 results from an estimated 22 matches for "nvc0_comput".
Did you mean:
  nvc0_compute
  
2014 Nov 19
5
[PATCH v2 0/3] nouveau: support for custom VRAM domains
...as VRAM domain
 src/gallium/drivers/nouveau/nouveau_buffer.c       |  6 ++---
 src/gallium/drivers/nouveau/nouveau_screen.c       |  6 +++++
 src/gallium/drivers/nouveau/nouveau_screen.h       |  4 ++++
 src/gallium/drivers/nouveau/nv50/nv50_miptree.c    |  4 ++--
 src/gallium/drivers/nouveau/nvc0/nvc0_compute.c    |  2 +-
 src/gallium/drivers/nouveau/nvc0/nvc0_context.c    |  4 ++--
 src/gallium/drivers/nouveau/nvc0/nvc0_miptree.c    |  2 +-
 src/gallium/drivers/nouveau/nvc0/nvc0_program.c    |  8 +++----
 src/gallium/drivers/nouveau/nvc0/nvc0_screen.c     | 27 +++++++++++++++++-----
 .../drivers/nouve...
2014 Nov 19
1
[PATCH v2 2/3] nvc0: use NV_VRAM_DOMAIN() macro
...o not use dedicated video memory.
>
> Signed-off-by: Alexandre Courbot <acourbot at nvidia.com>
> ---
>  src/gallium/drivers/nouveau/nouveau_buffer.c           |  6 ++----
>  src/gallium/drivers/nouveau/nv50/nv50_miptree.c        |  4 ++--
>  src/gallium/drivers/nouveau/nvc0/nvc0_compute.c        |  2 +-
>  src/gallium/drivers/nouveau/nvc0/nvc0_context.c        |  4 ++--
>  src/gallium/drivers/nouveau/nvc0/nvc0_miptree.c        |  2 +-
>  src/gallium/drivers/nouveau/nvc0/nvc0_program.c        |  8 ++++----
>  src/gallium/drivers/nouveau/nvc0/nvc0_screen.c         | 12...
2014 Nov 19
0
[PATCH v2 2/3] nvc0: use NV_VRAM_DOMAIN() macro
...VRAM domains for chips that do not use dedicated video memory.
Signed-off-by: Alexandre Courbot <acourbot at nvidia.com>
---
 src/gallium/drivers/nouveau/nouveau_buffer.c           |  6 ++----
 src/gallium/drivers/nouveau/nv50/nv50_miptree.c        |  4 ++--
 src/gallium/drivers/nouveau/nvc0/nvc0_compute.c        |  2 +-
 src/gallium/drivers/nouveau/nvc0/nvc0_context.c        |  4 ++--
 src/gallium/drivers/nouveau/nvc0/nvc0_miptree.c        |  2 +-
 src/gallium/drivers/nouveau/nvc0/nvc0_program.c        |  8 ++++----
 src/gallium/drivers/nouveau/nvc0/nvc0_screen.c         | 12 ++++++------
 src/ga...
2015 Jun 19
5
[PATCH v3 0/2] nouveau: support for custom VRAM domains
.../gallium/drivers/nouveau/nouveau_buffer.c           |  6 ++----
 src/gallium/drivers/nouveau/nouveau_screen.c           | 10 ++++++++++
 src/gallium/drivers/nouveau/nouveau_screen.h           |  4 ++++
 src/gallium/drivers/nouveau/nv50/nv50_miptree.c        |  2 +-
 src/gallium/drivers/nouveau/nvc0/nvc0_compute.c        |  2 +-
 src/gallium/drivers/nouveau/nvc0/nvc0_context.c        |  4 ++--
 src/gallium/drivers/nouveau/nvc0/nvc0_miptree.c        |  2 +-
 src/gallium/drivers/nouveau/nvc0/nvc0_program.c        |  8 ++++----
 src/gallium/drivers/nouveau/nvc0/nvc0_screen.c         | 17 +++++++++++------
 s...
2014 Nov 19
1
[PATCH v2 2/3] nvc0: use NV_VRAM_DOMAIN() macro
...or NVAA/NVAC (MCP7x) as well?
>
> Signed-off-by: Alexandre Courbot <acourbot at nvidia.com>
> ---
>   src/gallium/drivers/nouveau/nouveau_buffer.c           |  6 ++----
>   src/gallium/drivers/nouveau/nv50/nv50_miptree.c        |  4 ++--
>   src/gallium/drivers/nouveau/nvc0/nvc0_compute.c        |  2 +-
>   src/gallium/drivers/nouveau/nvc0/nvc0_context.c        |  4 ++--
>   src/gallium/drivers/nouveau/nvc0/nvc0_miptree.c        |  2 +-
>   src/gallium/drivers/nouveau/nvc0/nvc0_program.c        |  8 ++++----
>   src/gallium/drivers/nouveau/nvc0/nvc0_screen.c         |...
2014 Oct 27
4
[PATCH 0/3] nouveau: support for custom VRAM domains
...VRAM domain
 src/gallium/drivers/nouveau/nouveau_buffer.c       |  6 ++----
 src/gallium/drivers/nouveau/nouveau_screen.c       |  6 ++++++
 src/gallium/drivers/nouveau/nouveau_screen.h       |  4 ++++
 src/gallium/drivers/nouveau/nv50/nv50_miptree.c    |  4 ++--
 src/gallium/drivers/nouveau/nvc0/nvc0_compute.c    |  2 +-
 src/gallium/drivers/nouveau/nvc0/nvc0_context.c    |  4 ++--
 src/gallium/drivers/nouveau/nvc0/nvc0_miptree.c    |  2 +-
 src/gallium/drivers/nouveau/nvc0/nvc0_program.c    |  8 ++++----
 src/gallium/drivers/nouveau/nvc0/nvc0_screen.c     | 22 ++++++++++++++++------
 .../drivers/nouv...
2014 Jun 17
0
[PATCH try 2 2/2] gallium/nouveau: move pushbuf and fences to context
...creen.h     |  35 +--
 .../drivers/nouveau/nv50/nv50_state_validate.c     |   8 +-
 src/gallium/drivers/nouveau/nv50/nv50_surface.c    |   6 +-
 src/gallium/drivers/nouveau/nv50/nv50_vbo.c        |   6 +-
 src/gallium/drivers/nouveau/nv50/nv84_video.c      |  16 +-
 src/gallium/drivers/nouveau/nvc0/nvc0_compute.c    |  20 +-
 src/gallium/drivers/nouveau/nvc0/nvc0_compute.h    |   4 +
 src/gallium/drivers/nouveau/nvc0/nvc0_context.c    | 133 ++++++++---
 src/gallium/drivers/nouveau/nvc0/nvc0_context.h    |  32 +++
 src/gallium/drivers/nouveau/nvc0/nvc0_query.c      |   4 +-
 src/gallium/drivers/nouveau/nv...
2014 Jun 17
2
[PATCH try 2 1/2] gallium/nouveau: decouple nouveau_fence implementation from screen
Signed-off-by: Maarten Lankhorst <maarten.lankhorst at canonical.com>
---
 src/gallium/drivers/nouveau/nouveau_fence.c     | 76 ++++++++++++-------------
 src/gallium/drivers/nouveau/nouveau_fence.h     | 22 +++++--
 src/gallium/drivers/nouveau/nouveau_screen.c    |  9 +++
 src/gallium/drivers/nouveau/nouveau_screen.h    | 14 ++---
 src/gallium/drivers/nouveau/nv30/nv30_context.c |  4 +-
2014 Jun 21
3
[Mesa-dev] [PATCH try 2 2/2] gallium/nouveau: move pushbuf and fences to context
...;  .../drivers/nouveau/nv50/nv50_state_validate.c     |   8 +-
>  src/gallium/drivers/nouveau/nv50/nv50_surface.c    |   6 +-
>  src/gallium/drivers/nouveau/nv50/nv50_vbo.c        |   6 +-
>  src/gallium/drivers/nouveau/nv50/nv84_video.c      |  16 +-
>  src/gallium/drivers/nouveau/nvc0/nvc0_compute.c    |  20 +-
>  src/gallium/drivers/nouveau/nvc0/nvc0_compute.h    |   4 +
>  src/gallium/drivers/nouveau/nvc0/nvc0_context.c    | 133 ++++++++---
>  src/gallium/drivers/nouveau/nvc0/nvc0_context.h    |  32 +++
>  src/gallium/drivers/nouveau/nvc0/nvc0_query.c      |   4 +-
>  src/g...
2014 Jun 16
2
[PATCH 1/2] gallium/nouveau: decouple nouveau_fence implementation from screen
Signed-off-by: Maarten Lankhorst <maarten.lankhorst at canonical.com>
---
  src/gallium/drivers/nouveau/nouveau_fence.c     | 76 ++++++++++++-------------
  src/gallium/drivers/nouveau/nouveau_fence.h     | 22 +++++--
  src/gallium/drivers/nouveau/nouveau_screen.c    |  9 +++
  src/gallium/drivers/nouveau/nouveau_screen.h    | 14 ++---
  src/gallium/drivers/nouveau/nv30/nv30_context.c |  4
2015 Nov 25
4
NV50 compute support questions
...4d98cf5 in nv50_ir_generate_code (info=info at entry=0x6f09f0)
     at codegen/nv50_ir.cpp:1210
#10 0x00007ffff4e56f51 in nvc0_program_translate (prog=prog at entry=0x6e4570,
     chipset=<optimized out>, debug=debug at entry=0x6dd788)
     at nvc0/nvc0_program.c:568
#11 0x00007ffff4e53e71 in nvc0_compute_validate_program (nvc0=0x6dd470)
     at nvc0/nvc0_compute.c:122
#12 0x00007ffff4e53f11 in nvc0_compute_state_validate (nvc0=0x6dd470)
     at nvc0/nvc0_compute.c:144
#13 nvc0_launch_grid (pipe=0x6dd470, block_layout=0x7fffffffdbf0,
     grid_layout=0x7fffffffdc00, label=0, input=0x0) at nvc0/nvc0...
2016 Jun 05
0
[RFC PATCH] nouveau: add locking
...+++++--
 .../drivers/nouveau/nv50/nv50_query_hw_sm.c        |  8 ++++
 src/gallium/drivers/nouveau/nv50/nv50_surface.c    | 43 +++++++++++++++--
 src/gallium/drivers/nouveau/nv50/nv50_transfer.c   |  6 +++
 src/gallium/drivers/nouveau/nv50/nv50_vbo.c        |  5 ++
 src/gallium/drivers/nouveau/nvc0/nvc0_compute.c    |  5 ++
 src/gallium/drivers/nouveau/nvc0/nvc0_context.c    | 15 ++++++
 src/gallium/drivers/nouveau/nvc0/nvc0_context.h    |  5 ++
 src/gallium/drivers/nouveau/nvc0/nvc0_query.c      | 14 +++++-
 src/gallium/drivers/nouveau/nvc0/nvc0_query_hw.c   | 16 ++++++-
 .../drivers/nouveau/nvc0/nvc0_q...
2015 Nov 26
2
NV50 compute support questions
...t entry=0x6f09f0)
>>      at codegen/nv50_ir.cpp:1210
>> #10 0x00007ffff4e56f51 in nvc0_program_translate (prog=prog at entry=0x6e4570,
>>      chipset=<optimized out>, debug=debug at entry=0x6dd788)
>>      at nvc0/nvc0_program.c:568
>> #11 0x00007ffff4e53e71 in nvc0_compute_validate_program (nvc0=0x6dd470)
>>      at nvc0/nvc0_compute.c:122
>> #12 0x00007ffff4e53f11 in nvc0_compute_state_validate (nvc0=0x6dd470)
>>      at nvc0/nvc0_compute.c:144
>> #13 nvc0_launch_grid (pipe=0x6dd470, block_layout=0x7fffffffdbf0,
>>      grid_layout=0x7...
2015 Nov 26
0
NV50 compute support questions
...te_code (info=info at entry=0x6f09f0)
>      at codegen/nv50_ir.cpp:1210
> #10 0x00007ffff4e56f51 in nvc0_program_translate (prog=prog at entry=0x6e4570,
>      chipset=<optimized out>, debug=debug at entry=0x6dd788)
>      at nvc0/nvc0_program.c:568
> #11 0x00007ffff4e53e71 in nvc0_compute_validate_program (nvc0=0x6dd470)
>      at nvc0/nvc0_compute.c:122
> #12 0x00007ffff4e53f11 in nvc0_compute_state_validate (nvc0=0x6dd470)
>      at nvc0/nvc0_compute.c:144
> #13 nvc0_launch_grid (pipe=0x6dd470, block_layout=0x7fffffffdbf0,
>      grid_layout=0x7fffffffdc00, label=0...
2015 Nov 26
0
NV50 compute support questions
...at codegen/nv50_ir.cpp:1210
>>> #10 0x00007ffff4e56f51 in nvc0_program_translate
>>> (prog=prog at entry=0x6e4570,
>>>      chipset=<optimized out>, debug=debug at entry=0x6dd788)
>>>      at nvc0/nvc0_program.c:568
>>> #11 0x00007ffff4e53e71 in nvc0_compute_validate_program (nvc0=0x6dd470)
>>>      at nvc0/nvc0_compute.c:122
>>> #12 0x00007ffff4e53f11 in nvc0_compute_state_validate (nvc0=0x6dd470)
>>>      at nvc0/nvc0_compute.c:144
>>> #13 nvc0_launch_grid (pipe=0x6dd470, block_layout=0x7fffffffdbf0,
>>>...
2015 Nov 25
0
NV50 compute support questions
...te_code (info=info at entry=0x6f09f0)
>      at codegen/nv50_ir.cpp:1210
> #10 0x00007ffff4e56f51 in nvc0_program_translate (prog=prog at entry=0x6e4570,
>      chipset=<optimized out>, debug=debug at entry=0x6dd788)
>      at nvc0/nvc0_program.c:568
> #11 0x00007ffff4e53e71 in nvc0_compute_validate_program (nvc0=0x6dd470)
>      at nvc0/nvc0_compute.c:122
> #12 0x00007ffff4e53f11 in nvc0_compute_state_validate (nvc0=0x6dd470)
>      at nvc0/nvc0_compute.c:144
> #13 nvc0_launch_grid (pipe=0x6dd470, block_layout=0x7fffffffdbf0,
>      grid_layout=0x7fffffffdc00, label=0...
2015 Nov 20
4
NV50 compute support questions
Hi Samual, et al,
In http://cgit.freedesktop.org/mesa/mesa/commit/src/gallium/drivers/nouveau?id=ff72440b40211326eda118232fabd53965410afd
you write: "This compute support has been tested by
Pierre Moreau and myself with some compute kernels."
Can you provide testing instructions (and the
necessary files) so that I can try to reproduce
your tests ?
And once I've reproduced your
2014 Dec 31
0
[PATCH 2/2] nvc0: regenerate rnndb headers
...Signed-off-by: Ilia Mirkin <imirkin at alum.mit.edu>
---
 src/gallium/drivers/nouveau/nvc0/nvc0_2d.xml.h     |  380 -------
 src/gallium/drivers/nouveau/nvc0/nvc0_3d.xml.h     | 1115 ++++++++++++++++----
 src/gallium/drivers/nouveau/nvc0/nvc0_3ddefs.xml.h |   98 --
 .../drivers/nouveau/nvc0/nvc0_compute.xml.h        |   67 +-
 src/gallium/drivers/nouveau/nvc0/nvc0_context.h    |    5 +-
 src/gallium/drivers/nouveau/nvc0/nvc0_m2mf.xml.h   |   67 +-
 src/gallium/drivers/nouveau/nvc0/nvc0_macros.h     |   32 +
 src/gallium/drivers/nouveau/nvc0/nvc0_screen.c     |    6 +-
 src/gallium/drivers/nouveau...
2014 Dec 31
2
[PATCH 1/2] nv50: regenerate rnndb headers
The headers hadn't been regenerated in a long time, and there were a few
minor divergences. Among other things, rnndb has changed naming to
G80/etc, for now I've not tackled switching that over and manually
replaced the nvidia codenames back to the chip ids. However no other
modifications of the headergen'd headers was done.
Signed-off-by: Ilia Mirkin <imirkin at alum.mit.edu>
2016 Feb 15
24
[PATCH 01/23] nv50: import updated g80_defs.xml.h from rnndb
From: Ben Skeggs <bskeggs at redhat.com>
Signed-off-by: Ben Skeggs <bskeggs at redhat.com>
---
 src/gallium/drivers/nouveau/nv50/g80_defs.xml.h | 279 ++++++++++++++++++++++++
 1 file changed, 279 insertions(+)
 create mode 100644 src/gallium/drivers/nouveau/nv50/g80_defs.xml.h
diff --git a/src/gallium/drivers/nouveau/nv50/g80_defs.xml.h