Displaying 2 results from an estimated 2 matches for "nvaccelinitnv30tcl".
Did you mean:
nvaccelinitnv10tcl
2015 Mar 21
0
[PATCH] use defined method names where available
...BEGIN_NV04(push, SUBC_BLIT(0x120), 3);
+ BEGIN_NV04(push, NV15_BLIT(FLIP_SET_READ), 3);
PUSH_DATA (push, 0);
PUSH_DATA (push, 1);
PUSH_DATA (push, 2);
diff --git a/src/nv30_exa.c b/src/nv30_exa.c
index 21586e9..9d63119 100644
--- a/src/nv30_exa.c
+++ b/src/nv30_exa.c
@@ -644,16 +644,16 @@ NVAccelInitNV30TCL(ScrnInfoPtr pScrn)
PUSH_DATA (push, 0);
}
- BEGIN_NV04(push, SUBC_3D(0x220), 1);
+ BEGIN_NV04(push, NV30_3D(RT_ENABLE), 1);
PUSH_DATA (push, 1);
- BEGIN_NV04(push, SUBC_3D(0x03b0), 1);
- PUSH_DATA (push, 0x00100000);
- BEGIN_NV04(push, SUBC_3D(0x1454), 1);
+ BEGIN_NV04(push, NV40_3D(MIPM...
2010 Apr 20
1
[PATCH] nv30/exa : cleanup from nv40 exa
...0);
+ OUT_RING (chan, NV34TCL_VERTEX_BEGIN_END_STOP);
}
void
@@ -661,6 +599,9 @@ NV30EXADoneComposite(PixmapPtr pdPix)
chan->flush_notify = NULL;
}
+#define NV30TCL_CHIPSET_3X_MASK 0x00000003
+#define NV35TCL_CHIPSET_3X_MASK 0x000001e0
+#define NV34TCL_CHIPSET_3X_MASK 0x00000010
Bool
NVAccelInitNV30TCL(ScrnInfoPtr pScrn)
{
@@ -673,27 +614,22 @@ NVAccelInitNV30TCL(ScrnInfoPtr pScrn)
if (!nv40_fp_map_a8[0])
NV30EXAHackupA8Shaders(pScrn);
-#define NV30TCL_CHIPSET_3X_MASK 0x00000003
-#define NV35TCL_CHIPSET_3X_MASK 0x000001e0
-#define NV34TCL_CHIPSET_3X_MASK 0x00000010
-
chipset = pNv->d...