Displaying 1 result from an estimated 1 matches for "nv50_pgraph_ctxctl_cur_load".
Did you mean:
nv50_pgraph_ctxctl_cur_loaded
2010 Feb 02
2
[PATCH 1/6] drm/nv50: align size of buffer object to the right boundaries.
- In the current situation the padding that is added is dangerous to write to,
userspace could potentially overwrite parts of another bo.
- Depth and stencil buffers are supposed to be large enough in general so the
waste of memory should be acceptable.
- Alternatives are hiding the padding from users or splitting vram into 2
zones.
Signed-off-by: Maarten Maathuis <madman2003 at gmail.com>