search for: mops

Displaying 20 results from an estimated 110 matches for "mops".

Did you mean: maps
2005 Sep 07
4
[LLVMdev] LiveIntervals, replace register with representative register?
I don't understand the following code snippet in LiveIntervalAnalysis.cpp. Why changing the type of the opreand from a virtual register to a machine register? The register number (reg) is still a virtual register index (>1024). bool LiveIntervals::runOnMachineFunction(MachineFunction &fn) { // perform a final pass over the instructions and compute spill // weights, coalesce
2011 Apr 20
1
add brick unsuccessful
...in Cluster [2011-04-20 12:55:06.944844] I [glusterd-utils.c:232:glusterd_lock] glusterd: Cluster lock held by 50ddb8dc-675b-4812-a17c-a2370f6f5efd [2011-04-20 12:55:06.944851] I [glusterd-handler.c:2835:glusterd_op_txn_begin] glusterd: Acquired local lock [2011-04-20 12:55:06.944904] I [glusterd3_1-mops.c:1091:glusterd3_1_cluster_lock] glusterd: Sent lock req to 3 peers [2011-04-20 12:55:06.944992] I [glusterd3_1-mops.c:395:glusterd3_1_cluster_lock_cbk] glusterd: Received ACC from uuid: 1195d2ba-8174-4c6a-9b8c-9fe5ce8e2161 [2011-04-20 12:55:06.945003] I [glusterd-utils.c:2062:glusterd_friend_find_...
2010 Aug 29
1
[LLVMdev] [Query] Programming Register Allocation
Thanks for the information. I still don't know how do I partition registers into different classes from the virtual registers? For instance, I have the function who which iterates over the instructions, but I don't know how to write the function which returns the different register class. void RAOptimal::Gather(MachineFunction &Fn) { // Gather just iterates over the blocks,
2009 Feb 23
1
ActiveRecord::AssociationTypeMismatch
I have 2 models: mop, has_and_belong_to_many :contacts contact, has_and_belong_to_many :mops when I save my mop Ii have the users coming in a an array: ["9",10"] I am doing this to asscociate each one to a mop: @contacts.each do |contact| @mop.contacts << contact end Contact(#44950470) expected, got String(#20837400) It is giving me the above error. Any ideas...
2005 Sep 07
0
[LLVMdev] LiveIntervals, replace register with representative register?
On Wed, 7 Sep 2005, Tzu-Chien Chiu wrote: > I don't understand the following code snippet in LiveIntervalAnalysis.cpp. > > Why changing the type of the opreand from a virtual register to a > machine register? The register number (reg) is still a virtual > register index (>1024). This code isn't actually replacing the virtual register with a physreg. As you noticed, it
2005 Sep 07
0
[LLVMdev] LiveIntervals, replace register with representative register?
On Wed, 2005-09-07 at 15:09 +0800, Tzu-Chien Chiu wrote: > I don't understand the following code snippet in LiveIntervalAnalysis.cpp. > > Why changing the type of the opreand from a virtual register to a > machine register? The register number (reg) is still a virtual > register index (>1024). > > > bool LiveIntervals::runOnMachineFunction(MachineFunction &fn)
2007 Apr 12
8
[LLVMdev] Regalloc Refactoring
Chris Lattner wrote: > On Thu, 12 Apr 2007, David Greene wrote: >> As I work toward improving LLVM register allocation, I've >> come across the need to do some refactoring. > > cool. :) One request: Evan is currently out on vacation until Monday. > This is an area that he is very interested in and will want to chime in > on. Please don't start anything
2010 Aug 29
0
[LLVMdev] [Query] Programming Register Allocation
On Sat, Aug 28, 2010 at 16:20:42 -0400, Jeff Kunkel wrote: > What I need to know is how to access the machine register classes. Also, I > need to know which virtual register is to be mapped into each specific > register class. I assume there is type information on the registers. I need > to know how to access it. MachineRegisterInfo::getRegClass will give you the TargetRegisterClass
2017 Nov 21
1
[nbdkit PATCH] nbd: Properly mop up stranded requests
Nothing in the second loop of nbd_reader() was ever setting quit; the only way the loop could end was via SEGV for dereferencing NULL or abort() when attempting to write to an invalid fd. Finish the implementation to properly mop up stranded in-flight requests. The testsuite did not exercise the case of quitting nbdkit while a transaction was in flight, but was relying on SIGTERM exiting the
2010 Aug 28
2
[LLVMdev] [Query] Programming Register Allocation
So I have a good understanding of what and how I want to do in the abstract sense. I am starting to gain a feel for the code base, and I see that I may have a allocator up and running much faster than I once thought thanks to the easy interfaces. What I need to know is how to access the machine register classes. Also, I need to know which virtual register is to be mapped into each specific
2015 Mar 27
2
[LLVMdev] Question about load clustering in the machine scheduler
...me. Pick Top CLUSTER Scheduling SU(43) %vreg46<def> = S_BUFFER_LOAD_DWORD_IMM %vreg9, 48; mem:LD4[<unknown>] SGPR_32:%vreg46 SReg_128:%vreg9 SReg_32: 45 > 44(+ 0 livethru) VS_32: 51 > 18(+ 0 livethru) Ready @46c HWLGKM +1x105u TopQ.A BotLatency SU(43) 78c *** Max MOps 1 at cycle 46 Cycle: 47 TopQ.A TopQ.A @47c Retired: 47 Executed: 47c Critical: 47c, 47 MOps ExpectedLatency: 10c - Latency limited. BotQ.A RemLatency SU(1698) 99c TopQ.A + Remain MOps: 1692 TopQ.A RemLatency SU(201) 97c BotQ.A + Remain MOps: 1647 BotQ.A: 1698 1694 1695 Here is examp...
2007 Apr 14
0
[LLVMdev] Regalloc Refactoring
On Thu, 12 Apr 2007, David Greene wrote: >> Beyond that, one of the issues is the "r2rmap" and "rep" function. As >> you've noticed, the coallescer basically uses these to avoid rewriting the >> code after it does coallescing. For example, if r1024 is coallesced with >> r1026, it leaves all uses of both registers in the code, instead of >>
2009 Jul 07
6
yum update error
Hello, since today I could not update my CentOS 5.3 system with yum cause of the following error message. # yum update [...] Resolving Dependencies --> Running transaction check ---> Package exiv2.i386 0:0.18.2-1.el5.rf set to be updated ---> Package perl-Params-Util.i386 0:1.00-1.el5.rf set to be updated ---> Package perl-Moose.noarch 0:0.86-1.el5.rf set to be updated -->
2007 Apr 16
0
[LLVMdev] Regalloc Refactoring
On Apr 12, 2007, at 2:37 PM, David Greene wrote: > Chris Lattner wrote: >> On Thu, 12 Apr 2007, David Greene wrote: >>> As I work toward improving LLVM register allocation, I've >>> come across the need to do some refactoring. Yay! >> Beyond that, one of the issues is the "r2rmap" and "rep" >> function. As >> you've
2016 Sep 08
2
calculo de datos de temperatura, openair u otra alternativa
Se ha borrado un adjunto en formato HTML... URL: <https://stat.ethz.ch/pipermail/r-help-es/attachments/20160908/ef2eb3d7/attachment.html>
2006 Oct 11
1
[LLVMdev] Description Linear scan
Hey, guys, could someone tell me some high level things about the version of linear scan that you use? 1) The heuristics for spilling seems to be: (mop.isUse() + mop.isDef()) * pow(10.0F, (int)loopDepth besides not spilling defs that are immediatly followed by uses, do you do any other thing, such as, taking into consideration the size of the interval when spilling? 2) How do you
2016 Sep 05
2
R SE QUEDA PEGADO e imposibilitado de trabajar.
Estimados: Tengo problemas con mi programa R. Cada vez que dejo stand-by mi compu por unos minutos, R se queda pegado, e imposibilitado de trabajar, lo que me obliga a cerrarlo y volver a abrirlo cada vez que sucede. De: Carlos Ortega [mailto:cof en qualityexcellence.es] Enviado el: miércoles, 31 de agosto de 2016 3:49 Para: javier valdes CC: Javier Valdes Cantallopts (DGA); r-help-es en
2007 Apr 12
0
[LLVMdev] Regalloc Refactoring
On Thu, 12 Apr 2007, David Greene wrote: > As I work toward improving LLVM register allocation, I've > come across the need to do some refactoring. cool. :) One request: Evan is currently out on vacation until Monday. This is an area that he is very interested in and will want to chime in on. Please don't start anything drastic until he gets back :). > Specifically, I would
2017 Jun 08
2
Non-standard C++ usage
~/workspace/LLVM/llvm/projects/compiler-rt/lib/tsan/rtl/tsan_report.cc: In function ‘const char* __tsan::ReportTypeString(__tsan::ReportType, __sanitizer::uptr)’: ~/workspace/LLVM/llvm/projects/compiler-rt/lib/tsan/rtl/tsan_report.cc:95:41: warning: ISO C++ does not allow ?: with omitted middle operand [-Wpedantic] return GetReportHeaderFromTag(tag) ?: "race on external object";
2016 Sep 05
4
R SE QUEDA PEGADO e imposibilitado de trabajar.
Hola Carlos: -Mira, mi máquina es nueva, con 16 giga de memoria Ram, así que no creo que sea problema de recursos -En general me pasa esto cuando despliego un Plot. (Después que me paro y vuelvo a mi escritorio, pasado 15 min) el plot se deforma en la pantalla y después al eliminarlo se queda pegado. -Me pasa sobre Rstudio. -Windows 7 PROF. De: Carlos Ortega [mailto:cof en qualityexcellence.es]