Displaying 1 result from an estimated 1 matches for "mmx_movq64rr".
2014 Apr 16
2
[LLVMdev] X86 mmx movq disassembler fail
0x0f 0x6f 0xc8
And
0x0f 0x7f 0xc1
Should both be movq % mm0, % mm1. (AT&T)
However, llvm 3.4 at least does not recognise the second variant as being a
valid instruction.
We are currently compiling up latest src incase it has been fixed. If not,
could someone take a look or recommend how to fix?
Lee
-------------- next part --------------
An HTML attachment was scrubbed...
URL: