Displaying 1 result from an estimated 1 matches for "mipsdivremu".
Did you mean:
mipsdivrem
2012 Jan 19
0
[LLVMdev] Problem generating <target>GenAsmMatcher.inc
...; own td, though I don't know why that would matter.
class Div32<SDNode op, bits<6> func, string instr_asm, InstrItinClass itin>:
Div<op, func, instr_asm, itin, CPURegs, [HI, LO]>;
def SDIV : Div32<MipsDivRem, 0x1a, "div", IIIdiv>;
def UDIV : Div32<MipsDivRemU, 0x1b, "divu", IIIdiv>;
Jack
-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://lists.llvm.org/pipermail/llvm-dev/attachments/20120119/ec91ea43/attachment.html>