Displaying 5 results from an estimated 5 matches for "min_freq".
Did you mean:
min_free
2012 Dec 25
7
Using collectd: CPUFreq in dom0
Hello,
I''ve tried to get the CPUFreq plugin of collectd running in dom0.
But I mentioned that it isn''t so easy to get a file in sysfs on the
rigth place.
I know that the value has to come from hypervisor and I''ve seen the code
in xenpm.
The only value I need is
"/sys/devices/system/cpu/cpu0/cpufreq/scaling_cur_freq" which would
create cpufreq.c.
Can anyone
2014 Jul 10
0
[PATCH 3/3] drm/gk20a: reclocking support
...<subdev/timer.h>
+
+#include <nouveau_platform.h>
+
+static const u8 pl_to_div[] = {
+/* PL: 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14 */
+/* p: */ 1, 2, 3, 4, 5, 6, 8, 10, 12, 16, 12, 16, 20, 24, 32,
+};
+
+/* All frequencies in Mhz */
+struct gk20a_clk_pllg_params {
+ u32 min_freq, max_freq;
+ u32 min_vco, max_vco;
+ u32 min_u, max_u;
+ u32 min_m, max_m;
+ u32 min_n, max_n;
+ u32 min_pl, max_pl;
+};
+
+static const struct gk20a_clk_pllg_params gk20a_pllg_params = {
+ .min_freq = 144, .max_freq = 2064,
+ .min_vco = 1000, .max_vco = 2064,
+ .min_u = 12, .max_u = 38,
+ .min_m =...
2014 Jul 10
3
[PATCH 3/3] drm/gk20a: reclocking support
...au_platform.h>
> +
> +static const u8 pl_to_div[] = {
> +/* PL: 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14 */
> +/* p: */ 1, 2, 3, 4, 5, 6, 8, 10, 12, 16, 12, 16, 20, 24, 32,
> +};
> +
> +/* All frequencies in Mhz */
> +struct gk20a_clk_pllg_params {
> + u32 min_freq, max_freq;
> + u32 min_vco, max_vco;
> + u32 min_u, max_u;
> + u32 min_m, max_m;
> + u32 min_n, max_n;
> + u32 min_pl, max_pl;
> +};
> +
> +static const struct gk20a_clk_pllg_params gk20a_pllg_params = {
> + .min_freq = 144, .max_freq = 2064,
> + .min_vco = 1000, .max_...
2014 Jul 10
10
[PATCH 0/3] drm/gk20a: support for reclocking
This series adds support for reclocking on GK20A. The first two patches touch
the clock subsystem to allow GK20A to operate, by making the presence of the
thermal and voltage devices optional, and allowing pstates to be provided
directly instead of being probed using the BIOS (which Tegra does not have).
The last patch adds the GK20A clock device. Arguably the clock can be seen as a
stripped-down
2018 Jan 16
0
[ANNOUNCE] intel-gpu-tools 1.21
...tools: Stop opening the driver just to find the debugfs
igt/perf_pmu: Test for supported perf before starting test_interrupts
igt/perf_pmu: Tidy skip message for unsupported kernels
igt/perf_pmu: Clear errno in between invalid atrr tests
igt/perf_pmu: Explicitly reset min_freq before max_freq
igt/perf_pmu: Protect macro args
igt/perf_pmu: Avoid underflow in measured_sleep()
igt/perf_pmu: Bump batch_duration for legacy sampling inaccuracy
igt/perf_pmu: Reduce arbitrary delays before rc6
igt/perf_pmu: Stop peeking at intel_mmio registers...