Displaying 10 results from an estimated 10 matches for "microthreads".
Did you mean:
microthread
2009 Apr 16
2
[LLVMdev] LLVM and coroutines/microthreads
I saw this was mentioned briefly last year, but there seemed to be
some confusion as to what coroutines entailed and the thread died out.
This technique has an unfortunate number of names, but it does get a
lot of use, including popular languages like Ruby.
I'm currently working on a programming language called Minnow
(http://www.minnow-lang.org). It's an actor-based language, where
2009 Apr 16
0
[LLVMdev] LLVM and coroutines/microthreads
On Thu, Apr 16, 2009 at 9:47 AM, Jonathan D. Turner
<jonathan.d.turner at gmail.com> wrote:
> I saw this was mentioned briefly last year, but there seemed to be
> some confusion as to what coroutines entailed and the thread died out.
> This technique has an unfortunate number of names, but it does get a
> lot of use, including popular languages like Ruby.
>
> I'm
2008 May 17
2
[LLVMdev] I'm new to LLVM
.... but the people at c-- point me here. so i just want to
code in assembler with perhaps some higher-level constructs. will llvm let
me do this?
also, does llvm support simd up to sse4?
and does it have a framework for making windows dll's? (python extensions
ftw)
can it do coroutines or microthreads?
thx for the help
-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://lists.llvm.org/pipermail/llvm-dev/attachments/20080517/e857d88e/attachment.html>
2008 Jul 24
2
[LLVMdev] Erlang
Hi,
Sorry for the vagueness.
I'm starting to think about an experimental programming language
based, among other things, on microthreads, or green threads, as
Erlang has. I'm still under a very vague stage, just thinking on it,
so I was wondering on the way this could be achieved.
What I know from microthreads are things like:
* They don't have their own stack
* Switching between threads is controlled by the application, n...
2009 Apr 16
1
[LLVMdev] LLVM and coroutines/microthreads
On Thu, Apr 16, 2009 at 3:21 PM, OvermindDL1 <overminddl1 at gmail.com> wrote:
>
> First, I will assume that you have read
> http://www.nondot.org/sabre/LLVMNotes/ExplicitlyManagedStackFrames.txt
> and if you have not, do so.
I hadn't. That's very similar to what I had tried early on, but found
it was actually slower than managing my own stacks lazily (on
continuation,
2008 Jul 24
2
[LLVMdev] Erlang
Hello,
How would you implement an Erlang feature such as the ultra-light processes?
Is llvm prepared for similar situations?
I would appreciate some insight on this.
Thank you very much,
.alvaro.castro.castilla.
2008 Jul 24
0
[LLVMdev] Erlang
Hi Álvaro,
Your question is too vague to answer with any accuracy. Could you be
more specific?
-bw
On Jul 24, 2008, at 1:08 PM, "Álvaro Castro Castilla" <alvaro.castro.castilla at gmail.co
m> wrote:
> Hello,
>
>
> How would you implement an Erlang feature such as the ultra-light
> processes?
> Is llvm prepared for similar situations?
>
> I would
2008 Jul 24
0
[LLVMdev] Erlang
On Jul 24, 2008, at 12:30 PM, Álvaro Castro Castilla wrote:
> Hi,
>
> Sorry for the vagueness.
>
> I'm starting to think about an experimental programming language
> based, among other things, on microthreads, or green threads, as
> Erlang has. I'm still under a very vague stage, just thinking on it,
> so I was wondering on the way this could be achieved.
>
> What I know from microthreads are things like:
>
> * They don't have their own stack
> * Switching between threads is...
2008 Jul 24
0
[LLVMdev] Indirect Branch Representation
Actually, I am trying to implement a frontend for conversion from binary to
LLVM. In binary, we would encounter branch indirect instructions like, Br
Reg, where Reg would be an equivalent virtual register in LLVM. So, we can't
directly implement Switch block method here to represent this instruction as
we don't know how the values of Reg are mapped to basic blocks.
I was going through
2008 Jul 24
2
[LLVMdev] Indirect Branch Representation
On Thursday 24 July 2008 01:47, Chris Lattner wrote:
> On Jul 23, 2008, at 8:47 PM, kapil anand wrote:
> > Specifically, I need a way to represent indirect branch instruction
> > (in binary) as an equivalent LLVM instruction. With switch
> > instruction , I would have to list all the possible targets and then
> > initialize the corresponding instruction. I was just