Displaying 2 results from an estimated 2 matches for "mci_addr".
Did you mean:
vmci_addr
2011 Mar 21
1
Cant find out MCE reason (CPU 35 BANK 8)
...TATUS 0
decode with mcelog --ascii --cpu p4(cause there is no xeon56xx in list):
HARDWARE ERROR. This is *NOT* a software problem!
Please contact your hardware vendor
CPU 53 BANK 8 TSC 1982d8f72b1f
MISC e1742eac00006242 ADDR 7ffd78a80
MCG status:
MCi status:
Error overflow
MCi_MISC register valid
MCi_ADDR register valid
MCA: MEMORY CONTROLLER RD_CHANNELunspecified_ERR
Transaction: Memory read error
STATUS cc0002000001009f MCGSTATUS 0
The global question is it possible to find out the exact hw which causes
those messages?
First we thought that according to
/* A machine check record */
struct mce {...
2007 May 29
24
RFC: MCA/MCE concept
Hello!
The current MCA/MCE support in Xen is that it dumps the error and panics.
In the following concept I propose here, there are two places where Xen has to
react on.
I) Xen receives a MCE from the CPU and
II) Xen receives Dom0 instructions via Hypercall
The term "self-healing" below is used in the sense of using the most propriate
technique(s) to handle an error such as MPR