search for: mc

Displaying 20 results from an estimated 4409 matches for "mc".

Did you mean: mic
2012 Dec 11
1
Bug in mclapply?
I've been using mclapply and have encountered situations where it gives errors or returns incorrect results. Here's a minimal example, which gives the error on R 2.15.2 on Mac and Linux: library(parallel) f <- function(x) NULL mclapply(1, f, mc.preschedule = FALSE, mc.cores = 1) # Error in sum(sapply(res, inh...
2012 May 11
0
help with SMATR: help with pairwise comparisons using MA regression?
...V 0.44871 0.21484 0.35984 0.2833 0.25768 0.24304 0.32838 0.23553 0.84634 -0.02687 0.07188 -0.09151 0.233 DV.2008 DV 0.46389 0.33846 0.27184 0.23553 0.35025 0.26482 0.84261 -0.08619 DV.2008 DV 0.46538 0.23045 0.36361 0.2833 0.29003 0.26482 0.34439 0.25768 0.85431 0.0086 0.05308 -0.08619 0.23553 MC.2009 MC 0.48572 0.25042 0.38561 0.32428 0.33445 0.29226 0.36173 0.25527 0.8791 0.0086 0.02531 -0.10791 0.23553 MC.2009 MC 0.48855 0.28556 0.40140 0.31387 0.33445 0.27416 0.36549 0.26007 0.88195 0.02119 0.02938 -0.10791 0.20412 MC.2009 MC 0.50379 0.29003 0.39445 0.32838 0.3483 0.2878 0.36549 0.26951...
2017 Mar 29
0
[PATCH 10/15] mc: add GP10B support
GP10B's MC is compatible with GP100's, but engines need to be explicitly put out of ELPG during init. Signed-off-by: Alexandre Courbot <acourbot at nvidia.com> --- drm/nouveau/include/nvkm/subdev/mc.h | 1 + drm/nouveau/nvkm/subdev/mc/Kbuild | 1 + drm/nouveau/nvkm/subdev/mc/gp100.c | 17 ++...
2016 Jan 20
2
Bug#810964: [BUG] EDAC infomation partially missing
Initially reported to debian (http://bugs.debian.org/cgi-bin/bugreport.cgi?bug=810964), redirected here: With AMD Opteron 6xxx processors, half of the memory controllers are missing from /sys/devices/system/edac/mc Checked with single 6120 (dual memory controller) and twin 6344 (2x dual MC), other dual-module CPUs might be affected too. Booting plain Linux (3.2, 3.16, 4.1, 4.3), all memory controllers are listed under /sys/devices/system/edac/mc as expected. Same happens, when Xen 4.1 is used: all MCs presen...
2009 Mar 25
3
very fast OLS regression?
...regards, /ivo bybuiltin = function( y, x ) coef(lm( y ~ x -1 )); byhand = function( y, x ) { xy<-t(x)%*%y; xxi<- solve(t(x)%*%x) b<-as.vector(xxi%*%xy) ## I will need these later, too: ## res<-y-as.vector(x%*%b) ## soa[i]<-b[2] ## sigmas[i]<-sd(res) b; } MC=500; N=10000; set.seed(0); x= matrix( rnorm(N*MC), nrow=N, ncol=MC ); y= matrix( rnorm(N*MC), nrow=N, ncol=MC ); ptm = proc.time() for (mc in 1:MC) byhand(y[,mc],x[,mc]); cat("By hand took ", proc.time()-ptm, "\n"); ptm = proc.time() for (mc in 1:MC) bybuiltin(y[,mc],x[,mc])...
2011 Mar 08
4
If Statement
Hi, I am having some problems using the if statement correctly. I have used it many times previously so I dona't know what is different with this case. Here is my problem: I have a 1X10 matrix of values as follows: > H.MC [,1] [1,] 4.257669 [2,] 7.023242 [3,] 4.949857 [4,] 5.107000 [5,] 4.257669 [6,] 4.257669 [7,] 4.257669 [8,] 4.257669 [9,] 4.257669 [10,] 4.257669 What I want to do is replace all the values if 4.257669 with a random number between 3 and 4.5. To do this I have: H.MC.fin <- m...
2016 Jan 22
2
Bug#810964: [Xen-devel] [BUG] EDAC infomation partially missing
...01, <andreas.pflug at web.de> wrote: >> Initially reported to debian >> (http://bugs.debian.org/cgi-bin/bugreport.cgi?bug=810964), redirected here: >> >> With AMD Opteron 6xxx processors, half of the memory controllers are >> missing from /sys/devices/system/edac/mc >> Checked with single 6120 (dual memory controller) and twin 6344 (2x dual >> MC), other dual-module CPUs might be affected too. >> >> Booting plain Linux (3.2, 3.16, 4.1, 4.3), all memory controllers are >> listed under /sys/devices/system/edac/mc as expected. Same h...
2015 Jul 28
2
[LLVMdev] Wrong encoding/decoding for POPC instruction of Sparc
Hello, There is an issue in the latest Sparc code: while we can encode POPC, decode results in crash in llvm-mc $ echo "popc %g1, %g2" | ./Release+Asserts/bin/llvm-mc -assemble -triple=sparcv9 -show-encoding .text popc %g1, %g2 ! encoding: [0x85,0x70,0x00,0x01] $ echo "0x85,0x70,0x00,0x01"|./Release+Asserts/bin/llvm-mc -disassemble -triple=sparcv9 .text...
2010 Jan 12
53
Xen 4.0.0 first release candidate
Folks, The first release candidate for Xen 4.0.0 has been tagged and published. You can grab it from here: http://xenbits.xensource.com/xen-unstable.hg (tagged ''4.0.0-rc1'') Please test it! -- Keir _______________________________________________ Xen-devel mailing list Xen-devel@lists.xensource.com http://lists.xensource.com/xen-devel
2011 Nov 11
0
mc.cores and computer settings on osx and linux
for the googleable r-help archives, I thought I would post what I wrote into my .Rprofile to automatically set some system information. the most relevant aspect is the determination of mc.cores. this is useful when users want to use the parallel package options(uname= system("uname", intern=TRUE)) options(os= if (getOption("uname")=="Darwin") "osx" else "linux") if ((getOption("os") != "osx") & (getO...
2004 Jun 21
4
[LLVMdev] llvm test results for FreeBSD platform
...STICS --------------------------------------------------------------- 920 tests total 856 ( 93%) tests as expected 6 ( 1%) tests unexpected FAIL 58 ( 6%) tests unexpected PASS --- TESTS WITH UNEXPECTED OUTCOMES ------------------------------------------- Feature.mc.basictest : XPASS Feature.mc.calltest : XPASS Feature.mc.casttest : XPASS Feature.mc.cfgstructures : XPASS Feature.mc.constexpr : XPASS Feature.mc.constexprbad...
2015 Jan 06
2
[PATCH 2/11] memory: tegra: add mc flush support
On Tue, Dec 23, 2014 at 06:39:55PM +0800, Vince Hsu wrote: > The flush operation of memory clients is needed for various IP blocks in > the Tegra SoCs to perform a clean reset. > > Signed-off-by: Vince Hsu <vinceh at nvidia.com> > --- > drivers/memory/tegra/mc.c | 21 +++++++++++++++++++++ > include/soc/tegra/mc.h | 23 ++++++++++++++++++++++- > 2 files changed, 43 insertions(+), 1 deletion(-) > > diff --git a/drivers/memory/tegra/mc.c b/drivers/memory/tegra/mc.c > index fe3c44e7e1d1..a2928b4b26fe 100644 > --- a/drivers/memory/tegra...
2014 Dec 23
0
[PATCH 2/11] memory: tegra: add mc flush support
The flush operation of memory clients is needed for various IP blocks in the Tegra SoCs to perform a clean reset. Signed-off-by: Vince Hsu <vinceh at nvidia.com> --- drivers/memory/tegra/mc.c | 21 +++++++++++++++++++++ include/soc/tegra/mc.h | 23 ++++++++++++++++++++++- 2 files changed, 43 insertions(+), 1 deletion(-) diff --git a/drivers/memory/tegra/mc.c b/drivers/memory/tegra/mc.c index fe3c44e7e1d1..a2928b4b26fe 100644 --- a/drivers/memory/tegra/mc.c +++ b/drivers/memory/teg...
2010 Jul 27
3
[LLVMdev] Win32 COFF Support patch 5 (the final patch in the saga!)
...or notes: > -- >> diff --git a/lib/Target/X86/X86AsmBackend.cpp b/lib/Target/X86/X86AsmBackend.cpp >> index 2cf65c1..02ac2be 100644 >> --- a/lib/Target/X86/X86AsmBackend.cpp >> +++ b/lib/Target/X86/X86AsmBackend.cpp >> @@ -14,6 +14,7 @@ >>  #include "llvm/MC/MCAssembler.h" >>  #include "llvm/MC/MCExpr.h" >>  #include "llvm/MC/MCObjectWriter.h" >> +#include "llvm/MC/MCSectionCOFF.h" >>  #include "llvm/MC/MCSectionELF.h" >>  #include "llvm/MC/MCSectionMachO.h" >>  ...
2015 Jul 31
2
[LLVMdev] Wrong encoding/decoding for POPC instruction of Sparc
...wrote: > Any ideas on this bug? > > Thanks. > > > On Wed, Jul 29, 2015 at 12:17 AM, Jun Koi <junkoi2004 at gmail.com> wrote: > >> Hello, >> >> There is an issue in the latest Sparc code: while we can encode POPC, >> decode results in crash in llvm-mc >> >> $ echo "popc %g1, %g2" | ./Release+Asserts/bin/llvm-mc -assemble >> -triple=sparcv9 -show-encoding >> .text >> popc %g1, %g2 ! encoding: [0x85,0x70,0x00,0x01] >> >> $ echo "0x85,0x70,0x00,0x01"|./Release+A...
2015 Jan 06
2
[PATCH nouveau 06/11] platform: complete the power up/down sequence
...lt;linux/of.h> > >>>>+#include <linux/of_platform.h> > >>>> #include <linux/reset.h> > >>>> #include <linux/regulator/consumer.h> > >>>> #include <soc/tegra/fuse.h> > >>>>+#include <soc/tegra/mc.h> > >>>> #include <soc/tegra/pmc.h> > >>>> #include "nouveau_drm.h" > >>>>@@ -61,6 +63,9 @@ static int nouveau_platform_power_up(struct nouveau_platform_gpu *gpu) > >>>> reset_control_deassert(gpu->rst); > &gt...
2013 Dec 19
1
[LLVMdev] [PATCH] MC: handle .cfi_startproc simple
...huge number of tests break. Did I misunderstand how > parseIdentifier() is meant to be used? Am I atleast passing this > Simple bool around correctly, and appending " simple" in the low asm > layer appropriately? What am I missing? > > Thanks. > > include/llvm/MC/MCStreamer.h | 2 +- > lib/CodeGen/AsmPrinter/DwarfCFIException.cpp | 2 +- > lib/MC/MCAsmStreamer.cpp | 6 ++++-- > lib/MC/MCParser/AsmParser.cpp | 8 ++++++-- > lib/MC/MCStreamer.cpp | 2 +- > test/MC/AsmPars...
2015 Jul 31
0
[LLVMdev] Wrong encoding/decoding for POPC instruction of Sparc
Any ideas on this bug? Thanks. On Wed, Jul 29, 2015 at 12:17 AM, Jun Koi <junkoi2004 at gmail.com> wrote: > Hello, > > There is an issue in the latest Sparc code: while we can encode POPC, > decode results in crash in llvm-mc > > $ echo "popc %g1, %g2" | ./Release+Asserts/bin/llvm-mc -assemble > -triple=sparcv9 -show-encoding > .text > popc %g1, %g2 ! encoding: [0x85,0x70,0x00,0x01] > > $ echo "0x85,0x70,0x00,0x01"|./Release+Asserts/bin/llvm-mc -disassem...
2015 Jan 05
2
[PATCH nouveau 06/11] platform: complete the power up/down sequence
...m_device.h> > >> #include <linux/of.h> > >>+#include <linux/of_platform.h> > >> #include <linux/reset.h> > >> #include <linux/regulator/consumer.h> > >> #include <soc/tegra/fuse.h> > >>+#include <soc/tegra/mc.h> > >> #include <soc/tegra/pmc.h> > >> #include "nouveau_drm.h" > >>@@ -61,6 +63,9 @@ static int nouveau_platform_power_up(struct nouveau_platform_gpu *gpu) > >> reset_control_deassert(gpu->rst); > >> udelay(10); > >&gt...
2012 Dec 05
2
[LLVMdev] questions about the mc-relax-all flag
Hello, In llc, we have this flag (output of command --help | grep relax): -mc-relax-all - When used with filetype=obj, relax all fixups in the emitted object file It also appears in clang: -mrelax-all (integrated-as) Relax all machine instructions I'd like to discuss the naming and semantics of this flag, because ISTM at least the name is misleading. If I...