Displaying 9 results from an estimated 9 matches for "lowerintrinsic_w_chain".
2014 Jul 23
2
[LLVMdev] LowerINTRINSIC_W_CHAIN in X86
Hi guys,
In X86ISelLowering.cpp
I saw”
...
case Intrinsic::x86_rdrand_16:
case Intrinsic::x86_rdrand_32:
….
case Intrinsic::x86_avx512_gather_qpd_512:
case Intrinsic::x86_avx512_gather_qps_512:
..
“
those intrinsics are handled by “LowerINTRINSIC_W_CHAIN”.
How the “INTRINSIC_W_CHAIN” opCode is set instead of “INTRINSIC_WO_CHAIN”?
tks
Kevin
-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://lists.llvm.org/pipermail/llvm-dev/attachments/20140723/f79d901c/attachment.html>
2014 Jul 23
2
[LLVMdev] LowerINTRINSIC_W_CHAIN in X86
...t;>
>> I saw”
>> ...
>> case Intrinsic::x86_rdrand_16:
>> case Intrinsic::x86_rdrand_32:
>> ….
>> case Intrinsic::x86_avx512_gather_qpd_512:
>> case Intrinsic::x86_avx512_gather_qps_512:
>> ..
>> “
>> those intrinsics are handled by “LowerINTRINSIC_W_CHAIN”.
>>
>> How the “INTRINSIC_W_CHAIN” opCode is set instead of “INTRINSIC_WO_CHAIN”?
>>
>> tks
>>
>> Kevin
>>
>>
>>
>>
>>
>>
>> _______________________________________________
>> LLVM Developers mailing list...
2014 Jul 18
3
[LLVMdev] how to define INTRINSIC_W_CHAIN
Hi guys,
I am working on an intrinsic function, which will write to a pointer argument.
So I am lowering it and think I need to catch it in lowerINTRINSIC_W_CHAIN, but somehow it always fall into INTRINSIC_WO_CHAIN category.
I put [IntrReadwriteArgMem] into my Intrinsic class definition, it did not help.
tried put [SDNPHasChain] into intrinsic class definition, cause errors” Element type mismatch for list”.
wondering how to flag it to INTRINSIC_W_CHAI...
2014 Jul 18
2
[LLVMdev] how to define INTRINSIC_W_CHAIN
...in
On Jul 18, 2014, at 3:06 PM, Krzysztof Parzyszek <kparzysz at codeaurora.org> wrote:
> On 7/18/2014 2:00 PM, kewuzhang wrote:
>>
>> I am working on an intrinsic function, which will write to a pointer argument.
>> So I am lowering it and think I need to catch it in lowerINTRINSIC_W_CHAIN, but somehow it always fall into INTRINSIC_WO_CHAIN category.
>>
>> I put [IntrReadwriteArgMem] into my Intrinsic class definition, it did not help.
>> tried put [SDNPHasChain] into intrinsic class definition, cause errors” Element type mismatch for list”.
>>
>>...
2014 Jul 18
2
[LLVMdev] how to define INTRINSIC_W_CHAIN
...of Parzyszek <kparzysz at codeaurora.org> wrote:
>>
>>> On 7/18/2014 2:00 PM, kewuzhang wrote:
>>>>
>>>> I am working on an intrinsic function, which will write to a pointer argument.
>>>> So I am lowering it and think I need to catch it in lowerINTRINSIC_W_CHAIN, but somehow it always fall into INTRINSIC_WO_CHAIN category.
>>>>
>>>> I put [IntrReadwriteArgMem] into my Intrinsic class definition, it did not help.
>>>> tried put [SDNPHasChain] into intrinsic class definition, cause errors” Element type mismatch for lis...
2010 Nov 08
2
[LLVMdev] Creating tablegen patterns for intrinsics with no return value.
...TIL_BinAtomNoRet, [SDNPHasChain]>;
Pattern:
def ATOM_G_ADD_NORET : BinAtomNoRet<IL_OP_UAV_ADD,
"_id($id)", atom_g_add_noret>;
I am Lowering INTRINSIC_W_CHAIN to lower from @llvm.amdil.atomic.add.gi32.noret to the correct instruction with the following code sequence.
LowerINTRINSIC_W_CHAIN(...)
{
...
case AMDILIntrinsic::AMDIL_atomic_add_gu32_noret:
IntNo = AMDILISD::ATOM_G_ADD_NORET; break;
...
SDValue Ops[6];
SDValue chain = Op.getOperand(0);
unsigned numNodes = 0;
if (inChain) {
Ops[numNodes++] = chain;
}
SDValue Chain = Op.getOperand(0);
Ops[numNode...
2014 Jul 18
2
[LLVMdev] how to define INTRINSIC_W_CHAIN
...org> wrote:
>>>>
>>>>> On 7/18/2014 2:00 PM, kewuzhang wrote:
>>>>>>
>>>>>> I am working on an intrinsic function, which will write to a pointer argument.
>>>>>> So I am lowering it and think I need to catch it in lowerINTRINSIC_W_CHAIN, but somehow it always fall into INTRINSIC_WO_CHAIN category.
>>>>>>
>>>>>> I put [IntrReadwriteArgMem] into my Intrinsic class definition, it did not help.
>>>>>> tried put [SDNPHasChain] into intrinsic class definition, cause errors” Eleme...
2010 Nov 08
0
[LLVMdev] Creating tablegen patterns for intrinsics with no return value.
...Pattern:
> def ATOM_G_ADD_NORET : BinAtomNoRet<IL_OP_UAV_ADD,
> "_id($id)", atom_g_add_noret>;
>
>
> I am Lowering INTRINSIC_W_CHAIN to lower from @llvm.amdil.atomic.add.gi32.noret to the correct instruction with the following code sequence.
>
> LowerINTRINSIC_W_CHAIN(…)
> {
> …
> case AMDILIntrinsic::AMDIL_atomic_add_gu32_noret:
> IntNo = AMDILISD::ATOM_G_ADD_NORET; break;
> …
> SDValue Ops[6];
> SDValue chain = Op.getOperand(0);
> unsigned numNodes = 0;
> if (inChain) {
> Ops[numNodes++] = chain;
> }...
2010 Nov 08
1
[LLVMdev] Creating tablegen patterns for intrinsics with no return value.
...T : BinAtomNoRet<IL_OP_UAV_ADD,
> > "_id($id)", atom_g_add_noret>;
> >
> >
> > I am Lowering INTRINSIC_W_CHAIN to lower from
> @llvm.amdil.atomic.add.gi32.noret to the correct instruction with the
> following code sequence.
> >
> > LowerINTRINSIC_W_CHAIN(...)
> > {
> > ...
> > case AMDILIntrinsic::AMDIL_atomic_add_gu32_noret:
> > IntNo = AMDILISD::ATOM_G_ADD_NORET; break;
> > ...
> > SDValue Ops[6];
> > SDValue chain = Op.getOperand(0);
> > unsigned numNodes = 0;
> > if (inC...