Displaying 9 results from an estimated 9 matches for "kebai613".
2016 Aug 17
3
Memory scope proposal
...gt; Konstantin
>
> From: Sameer Sahasrabuddhe [mailto:sameer at sbuddhe.net]
> Sent: Sunday, July 10, 2016 4:06 AM
> To: Philip Reames <listmail at philipreames.com>
> Cc: Mehdi Amini <mehdi.amini at apple.com>; Liu, Yaxun (Sam) <Yaxun.Liu at amd.com>; Ke Bai <kebai613 at gmail.com>; Mekhanoshin, Stanislav <Stanislav.Mekhanoshin at amd.com>; Sumner, Brian <Brian.Sumner at amd.com>; llvm-dev at lists.llvm.org; Zhuravlyov, Konstantin <Konstantin.Zhuravlyov at amd.com>; Tye, Tony <Tony.Tye at amd.com>
> Subject: Re: [llvm-dev] Memory sc...
2016 Aug 17
2
Memory scope proposal
...r not dropped at all.
Thanks,
Konstantin
From: Sameer Sahasrabuddhe [mailto:sameer at sbuddhe.net]
Sent: Sunday, July 10, 2016 4:06 AM
To: Philip Reames <listmail at philipreames.com>
Cc: Mehdi Amini <mehdi.amini at apple.com>; Liu, Yaxun (Sam) <Yaxun.Liu at amd.com>; Ke Bai <kebai613 at gmail.com>; Mekhanoshin, Stanislav <Stanislav.Mekhanoshin at amd.com>; Sumner, Brian <Brian.Sumner at amd.com>; llvm-dev at lists.llvm.org; Zhuravlyov, Konstantin <Konstantin.Zhuravlyov at amd.com>; Tye, Tony <Tony.Tye at amd.com>
Subject: Re: [llvm-dev] Memory scope p...
2016 Jun 25
2
Memory scope proposal
...u,
Konstantin
-----Original Message-----
From: Tom Stellard [mailto:tom at stellard.net]
Sent: Wednesday, June 22, 2016 4:51 PM
To: Pekka Jääskeläinen <pekka.jaaskelainen at tut.fi>
Cc: Mehdi Amini <mehdi.amini at apple.com>; Liu, Yaxun (Sam) <Yaxun.Liu at amd.com>; Ke Bai <kebai613 at gmail.com>; Mekhanoshin, Stanislav <Stanislav.Mekhanoshin at amd.com>; llvm-dev at lists.llvm.org; Tye, Tony <Tony.Tye at amd.com>; Sumner, Brian <Brian.Sumner at amd.com>; Zhuravlyov, Konstantin <Konstantin.Zhuravlyov at amd.com>
Subject: Re: [llvm-dev] Memory scope p...
2016 Mar 29
1
Memory scope proposal
...cope = metadata !{{i32 0, !"SingleThread"}, {i32 2,
> !"WorkGroup"}, ...}
> *****************************************************************
>
> =================================================================
>
> On Thu, Jan 28, 2016 at 12:27 PM, Ke Bai <kebai613 at gmail.com
> <mailto:kebai613 at gmail.com>> wrote:
>
> Hi all,
>
> Currently, the LLVM IR uses a binary value
> (SingleThread/CrossThread) to represent synchronization scope on
> atomic instructions. We would like to enhance the representation
>...
2016 Jul 03
2
Memory scope proposal
...ge-----
>> From: Tom Stellard [mailto:tom at stellard.net]
>> Sent: Wednesday, June 22, 2016 4:51 PM
>> To: Pekka Jääskeläinen <pekka.jaaskelainen at tut.fi>
>> Cc: Mehdi Amini <mehdi.amini at apple.com>; Liu, Yaxun (Sam) <Yaxun.Liu at amd.com>; Ke Bai <kebai613 at gmail.com>; Mekhanoshin, Stanislav <Stanislav.Mekhanoshin at amd.com>; llvm-dev at lists.llvm.org; Tye, Tony <Tony.Tye at amd.com>; Sumner, Brian <Brian.Sumner at amd.com>; Zhuravlyov, Konstantin <Konstantin.Zhuravlyov at amd.com>
>> Subject: Re: [llvm-dev] Memor...
2016 Aug 21
2
Memory scope proposal
...gt; To: Philip Reames <listmail at philipreames.com <mailto:listmail at philipreames.com>>
>>> Cc: Mehdi Amini <mehdi.amini at apple.com <mailto:mehdi.amini at apple.com>>; Liu, Yaxun (Sam) <Yaxun.Liu at amd.com <mailto:Yaxun.Liu at amd.com>>; Ke Bai <kebai613 at gmail.com <mailto:kebai613 at gmail.com>>; Mekhanoshin, Stanislav <Stanislav.Mekhanoshin at amd.com <mailto:Stanislav.Mekhanoshin at amd.com>>; Sumner, Brian <Brian.Sumner at amd.com <mailto:Brian.Sumner at amd.com>>; llvm-dev at lists.llvm.org <mailto:llvm-de...
2016 May 18
2
Memory scope proposal
Hi all,
On 02.05.2016 17:46, Tom Stellard via llvm-dev wrote:
>> Why not going with a metadata attachment directly and kill the "singlethread" keyword? Something like:
>> >Something like:
>> >
>> > cmpxchg i32* %addr, i32 42, i32 0 monotonic monotonic, 3, !memory.scope{!42}
>> > cmpxchg i32* %addr, i32 42, i32 0 monotonic monotonic, 3,
2016 Jan 28
6
Memory scope proposal
Hi all,
Currently, the LLVM IR uses a binary value (SingleThread/CrossThread) to
represent synchronization scope on atomic instructions. We would like to
enhance the representation of memory scopes in LLVM IR to allow more values
than just the current two. The intention of this email is to invite
comments on our proposal. There are some discussion before and it can be
found here:
2016 Mar 22
1
Memory scope proposal
...nic, 3
ret void
}
!synchscope = metadata !{{i32 0, !"SingleThread"}, {i32 2, !"WorkGroup"},
...}
*****************************************************************
=================================================================
On Thu, Jan 28, 2016 at 12:27 PM, Ke Bai <kebai613 at gmail.com> wrote:
> Hi all,
>
> Currently, the LLVM IR uses a binary value (SingleThread/CrossThread) to
> represent synchronization scope on atomic instructions. We would like to
> enhance the representation of memory scopes in LLVM IR to allow more values
> than just the...