Displaying 2 results from an estimated 2 matches for "int1reg".
Did you mean:
intreg
2014 Jun 16
2
[LLVMdev] codeGen, instruction write one value to the input register.
Hi Guys,
In LLVM codegen,
a typical binary operation instruction is defined something like below:
" def _rr: NVPTXInst<(outs Int1Regs:$dst), (ins Int1Regs:$a, Int1Regs:$b),
"xor.pred \t$dst, $a, $b;",
[(set Int1Regs:$dst, (OpNode Int1Regs:$a, Int1Regs:$b))]>;
“
which takes two inputs and write the result to the $dst register.
Then how to define a binary instruction which returns two results, one is...
2014 Jul 07
2
[LLVMdev] codeGen, instruction write one value to the input register.
...at nyu.edu> wrote:
> On Mon, Jun 16, 2014 at 4:51 PM, kewuzhang <kewu.zhang at amd.com> wrote:
>> Hi Guys,
>>
>> In LLVM codegen,
>> a typical binary operation instruction is defined something like below:
>>
>> " def _rr: NVPTXInst<(outs Int1Regs:$dst), (ins Int1Regs:$a, Int1Regs:$b),
>> "xor.pred \t$dst, $a, $b;",
>> [(set Int1Regs:$dst, (OpNode Int1Regs:$a, Int1Regs:$b))]>;
>> “
>>
>> which takes two inputs and write the result to the $dst register.
>>
>> Then how to...