search for: instroduced

Displaying 7 results from an estimated 7 matches for "instroduced".

2010 Feb 18
5
[PATCH] virtio-spec: document block CMD and FLUSH
I took a stub at documenting CMD and FLUSH request types in virtio block. Christoph, could you look over this please? I note that the interface seems full of warts to me, this might be a first step to cleaning them. One issue I struggled with especially is how type field mixes bits and non-bit values. I ended up simply defining all legal values, so that we have CMD = 2, CMD_OUT = 3 and so on.
2010 Feb 18
5
[PATCH] virtio-spec: document block CMD and FLUSH
I took a stub at documenting CMD and FLUSH request types in virtio block. Christoph, could you look over this please? I note that the interface seems full of warts to me, this might be a first step to cleaning them. One issue I struggled with especially is how type field mixes bits and non-bit values. I ended up simply defining all legal values, so that we have CMD = 2, CMD_OUT = 3 and so on.
2012 Apr 03
0
[LLVMdev] GSoC 2012 Proposal: Automatic GPGPU code generation for llvm
Hi Justin, the non-translatable IR with GPU code replaced by appropriate CUDA Driver > API calls. One of CUDA driver apis (cuLaunch) need a ptx asm string as its input. So if I want to provide a one-touch solution and don't introduce any changes to tools outside polly, I must prepare the ptx string before I can generate the correct non-translatable IR part. As your suggestion, It may
2018 Oct 09
2
Ill-advised use of xs_open flag 1UL<<2 by Debian
...nd attempting them in domUs does no harm. I built salsa/master with this patch reverted and both an HVM and PV domU had no trouble accessing xenstore. This patch was extremely ill-advised because it stole a bit from the xs_open flag bitmap without coordination with upstream. In Xen 4.3, upstream instroduced XS_UNWATCH_FILTER with value 1UL<<2. In April 2011, the Debian Xen packaging was updated to Xen 4.4; this included rebasing the patch queue. At this time, this patch would have produced a conflict - both textual (context for the Debian patch changed due to the upstream addition) and semanti...
2012 Apr 03
2
[LLVMdev] GSoC 2012 Proposal: Automatic GPGPU code generation for llvm
Hi Justin, 2012/4/3 Justin Holewinski <justin.holewinski at gmail.com> > *Motivation* >> With the broad proliferation of GPU computing, it is very important to >> provide an easy and automatic tool to develop or port the applications to >> GPU for normal developers, especially for those domain experts who want to >> harness the huge computing power of GPU. Polly
2018 Mar 28
0
x86 instruction format which takes a single 64-bit immediate
...prefix bytes. EncVEX - VEX encoding introduced with AVX. First byte is 0xC4 or 0xC5. Various values encoded in bit fields of next two or three bytes before opcode and modrm. EncXOP - AMD XOP encoding. Similar to VEX. First byte is 0x8F. EncEVEX - EVEX encoding instroduced with AVX512. First byte is 0x62. Various values encoded in bit fields of next 3 bytes before before opcode and modrm. Modifiers to be used as part of instruction definitions ======================================================= Most of these just force various fields listed above and should...
2018 Mar 28
4
x86 instruction format which takes a single 64-bit immediate
I am attempting to create an instruction which takes a single 64-bit immediate. This doesn't seem like a thing that would exist already (because who needs an instruction which just takes an immediate?) How might I implement this easily? Perhaps I could use a format which encodes a register, which is then unused? Thanks for the help. Gus -------------- next part -------------- An HTML