Displaying 16 results from an estimated 16 matches for "i17".
Did you mean:
17
2010 Jun 09
1
counting across leves of factors
...(i12 in levels(k$pocpart6F)){
l<-subset(k,k$pocpart6F==i12)
for(i13 in levels(l$styk6F)){
m<-subset(l,l$styk6F6==i13)
for(i14 in levels(k$kond6F)){
n<-subset(m,m$kond6F==i14)
for(i15 in levels(k$styd)){
o<-subset(n,n$styd==i15)
for(i16 in levels(k$zasl)){
p<-subset(o,o$zasl==i16)
for(i17 in levels(p$izol)){
r<-subset(p,p$izol==i17)
i<-i+1
n<-length(r$pohl)
data2[i,]<-c(n,i1,i2,i3,i4,i5,i6,i7,i8,i9,i10,i11,i12,i13,i14,i15,i16,i17)
}}}}}}}}}}}}}}}}}
I believe that there exist smart solution, thanks
--
View this message in context: http://r.789695.n4.nabble.com/count...
2017 Sep 15
2
Changes to 'ADJCALLSTACK*' and 'callseq_*' between LLVM v4.0 and v5.0
...0x15c9bb920: i32 = TargetConstant<0>
0x15c9bb8b8: i32 = TargetGlobalAddress<void (i8*, i32, i8*, i8*)*
@__assert_func> 0
0x15c9bbd98: ch,glue = MYISD::CALL 0x15c9bbcc8,
TargetGlobalAddress:i32<void (i8*, i32, i8*, i8*)* @__assert_func> 0,
Register:i32 %I18, Register:i32 %I17, Register:i32 %I16, Register:i32 %I15,
RegisterMask:Untyped, 0x15c9bbcc8:1
0x15c9bb8b8: i32 = TargetGlobalAddress<void (i8*, i32, i8*, i8*)*
@__assert_func> 0
0x15c9bb9f0: i32 = Register %I18
0x15c9bbac0: i32 = Register %I17
0x15c9bbb90: i32 = Register %I16
0x15c...
2012 Sep 06
1
Interaction plot glm?
Hi,
I'm a beginner in both statistics and the usage of R. I have been stuck for
days with a problem I hope somebody is willing to help me solving.
I'm trying to create some kind of graphical plot etc. of my results of the
following glm of interactions.
I17<-glm(formula = response ~ var1+ var2 + var3 + var4 + var1:var3 +
var1:var4, data = data)
Is there any possibility to solve this??
Thanks in advance!!
--
View this message in context: http://r.789695.n4.nabble.com/Interaction-plot-glm-tp4642354.html
Sent from the R help mailing list archiv...
2013 Apr 28
0
hierarchical confirmatory factor analysis with sem package
...odel<-specifyModel()
F1->i2,a1
F1->i3,a2
F1->i4,a3
F1->i11,a4
F1->i12,a5
F1->i15,a6
F1->i18,a7
F2->i6,b1
F2->i7,b2
F2->i8,b3
F2->i13,b4
F2->i20,b5
F3->F1,c1
F3->F2,c2
F4->i1,d1
F4->i5,d2
F4->i9,d3
F4->i10,d4
F4->i14,d5
F4->i16,d6
F4->i17,d7
F4->i19,d8
F1<->F1,NA,1
F2<->F2,NA,1
F3<->F3,NA,1
F4<->F4,NA,1
i2<->i2,error1
i4<->i4,error2
i6<->i6,error3
i7<->i7,error4
i8<->i8,error5
i11<->i11,error6
i13<->i13,error7
i15<->i15,error8
i18<->i18,error9
i20<-&...
2017 Sep 15
0
Changes to 'ADJCALLSTACK*' and 'callseq_*' between LLVM v4.0 and v5.0
...etConstant<0>
> 0x15c9bb8b8: i32 = TargetGlobalAddress<void (i8*, i32, i8*, i8*)*
> @__assert_func> 0
> 0x15c9bbd98: ch,glue = MYISD::CALL 0x15c9bbcc8,
> TargetGlobalAddress:i32<void (i8*, i32, i8*, i8*)* @__assert_func> 0,
> Register:i32 %I18, Register:i32 %I17, Register:i32 %I16, Register:i32 %I15,
> RegisterMask:Untyped, 0x15c9bbcc8:1
> 0x15c9bb8b8: i32 = TargetGlobalAddress<void (i8*, i32, i8*, i8*)*
> @__assert_func> 0
> 0x15c9bb9f0: i32 = Register %I18
> 0x15c9bbac0: i32 = Register %I17
> 0x15c9bbb90: i...
2013 Aug 01
0
[LLVMdev] PNaCl Bitcode reference manual
Hi Eli,
Recently, I proposed some changes to LLVM to do more lowering of illegal
types (like i128 or i17) and other things within the LLVM IR layer, and the
proposal was roundly rejected by the LLVM community:
http://lists.cs.uiuc.edu/pipermail/llvmdev/2013-April/061567.html
PNaCl is essentially doing what my proposal described. How do you expect to
reconcile the community's desire to avoid doin...
2013 Feb 09
1
Troubleshooting underidentification issues in structural equation modelling (SEM)
Hi all, hope someone can help me out with this.
Background Introduction
I have a data set consisting of data collected from a questionnaire that I
wish to validate. I have chosen to use confirmatory factor analysis to
analyse this data set.
Instrument
The instrument consists of 11 subscales. There is a total of 68 items in
the 11 subscales. Each item is scored on an integer scale between 1 to 4.
2004 Jun 06
0
strata() in clogit()
..._{j,k}) \over \Pr(1-p_{j,k})}) =
\theta_j - \alpha_k,
That is, the log odds of answering an test item correctly is a function
of the item difficulty (\theta_j) and the ability of individual
students (\alpha_k). The following R syntax gives me the \theta
coefficients associated with items i5 to i17, but summary() does not
automatically summarize the log odds associated with the strata "id".
I suppose the log odds associated with strata(id) gives me \alpha_k.
But I can't seem to get them with summary(). Help is greatly
appreciated.
Yuelin Li.
---- my R syntax is -----------...
2010 Sep 13
2
SF-36 questionnaire scoring for R?
Dear useRs from the physiology department,
Does someone know of an implementation of the SF-36 questionnaire scoring in
R? I only found SAS and STATA versions, e.g
http://gim.med.ucla.edu/FacultyPages/Hays/util.htm
Dieter
2006 Nov 16
1
How Aggegate Data in R
...3323233333343322
2213241223212322222223333
3113244123342212232312334
2113241123342213232313334
2114141123112214222113334
.
.
.
.
The syntax is:
AGGREGATE
/OUTFILE='C:\Documents and Settings\Coraz?n\Mis documentos\copia.sav'
/BREAK=i1 i2 i3 i4 i5 i6 i7 i8 i9 i10 i11 i12 i13 i14 i15 i16 i17 i18 i19 i20 i21 i22 i23 i24 i25
/N_BREAK=N.
The results is:
1112241123312213222443444 1
2111141123112212312313334 1
2111141123112414212113344 2
2111241123112311124312231 1
2111341122112111412113341 1
2111341123312213312413334 1
2112141123212213212213334 1
2112211122212413421213221 1
211...
2013 Jul 30
5
[LLVMdev] PNaCl Bitcode reference manual
Hello,
Following an earlier email (
http://lists.cs.uiuc.edu/pipermail/llvmdev/2013-June/063010.html), we've
published an initial version of the PNaCl bitcode reference manual online -
http://www.chromium.org/nativeclient/pnacl/bitcode-abi. The PNaCl bitcode
is a restricted subset of LLVM IR.
The reference manual is quite terse, so for the bigger picture I'll repost
links to the design
2012 Dec 25
2
[LLVMdev] [DragonEgg] Strange call to @"\01__isoc99_fscanf"
...in(i32 %argc, i8** %argv) nounwind {
entry:
%retval = alloca i32, align 4
%argc.addr = alloca i32, align 4
%argv.addr = alloca i8**, align 8
%szarray = alloca i64, align 8
%wfile = alloca %struct._IO_FILE*, align 8
%i = alloca i32, align 4
%rfile = alloca %struct._IO_FILE*, align 8
%i17 = alloca i32, align 4
%val = alloca i32, align 4
store i32 0, i32* %retval
store i32 %argc, i32* %argc.addr, align 4
store i8** %argv, i8*** %argv.addr, align 8
%0 = load i32* %argc.addr, align 4
%cmp = icmp ne i32 %0, 2
br i1 %cmp, label %if.then, label %if.end
if.then:...
2017 Sep 15
2
What should a truncating store do?
...ttp://llvm.org/docs/LangRef.html#store-instruction . In general,
> you have to be careful to avoid data races, but that might not apply to
> your target.
>
> Are scalar integer types zero extended to the next multiple of 8 or to the
>> next power of 2 greater than 7? For example, i17 => i24 or i17 => i32?
>>
>
> Multiple of 8.
>
> I think this means truncating stores of vector types will introduce zero
>> bits at the end of each element instead grouping all the zeros at the end.
>> For example, <i6 63, i6 63> writes to sixteen bits as 0...
2013 Oct 15
0
[LLVMdev] [llvm-commits] r192750 - Enable MI Sched for x86.
...ps.i14 = add <4 x i32> <i32 1, i32 1, i32 1, i32 1>, %bitcast6.i13 ; <<4 x i32>> [#uses=1]
>> %not.i16 = xor <4 x i32> %bitcast6.i13, < i32 -1, i32 -1, i32 -1, i32 -1 > ; <<4 x i32>> [#uses=1]
>> %andnps.i17 = add <4 x i32> <i32 1, i32 1, i32 1, i32 1>, %not.i16 ; <<4 x i32>> [#uses=1]
>> %orps.i18 = or <4 x i32> %andnps.i17, %andps.i14 ; <<4 x i32>> [#uses=1]
>> %bitcast17.i19 = bitcast <4 x i32> %orp...
2013 Feb 14
1
[LLVMdev] LiveIntervals analysis problem
...2.i50.i.i, align 2, !tbaa !5
%cmp5.3.i15.i.i.i = icmp eq i16 %102, 0
br i1 %cmp5.3.i15.i.i.i, label %for.inc.3.i18.i.i.i, label %if.then3.i.i.i
for.inc.3.i18.i.i.i: ; preds = %for.inc.2.i16.i.i.i
%103 = load i16* %incdec.ptr.3.i51.i.i, align 2, !tbaa !5
%cmp5.4.i17.i.i.i = icmp eq i16 %103, 0
br i1 %cmp5.4.i17.i.i.i, label %for.inc.4.i20.i.i.i, label %if.then3.i.i.i
for.inc.4.i20.i.i.i: ; preds = %for.inc.3.i18.i.i.i
%104 = load i16* %incdec.ptr.4.i52.i.i, align 2, !tbaa !5
%cmp5.5.i19.i.i.i = icmp eq i16 %104, 0
br i1 %c...