Displaying 4 results from an estimated 4 matches for "heristic".
Did you mean:
heuristic
2014 Feb 19
2
[LLVMdev] Question about per-operand machine model
Hi JinGu,
We currently have the ResourceCycles list to indicate the number of cpu cycles during which a resource is reserved. We could simply add a ResourceDelay with similar grammar. The MachineScheduler could be taught to keep track of the first and last time that a resource is reserved.
Note that the MachineScheduler will work with the instruction itineraries if you choose to implement them.
2014 Feb 28
2
[LLVMdev] Question about per-operand machine model
...uted on same
> cycle. This restriction depends on instruction type. I tried to consider
> each register file as a resource unit which is consumed by each operand.
> While scheduling instructions per cycle, used register file is recorded
> on state per cycle to check the conflict. In our heristic, it depends on
> operand's latency to record this resource on specific cycle's state. so
> I have tried to find a way to get latency and resource with each
> operand. If it is not possible to support this feature with per-operand
> resource model, as you suggested, I will try to...
2014 Mar 03
2
[LLVMdev] Question about per-operand machine model
...This restriction depends on instruction type. I tried to consider
>>> each register file as a resource unit which is consumed by each operand.
>>> While scheduling instructions per cycle, used register file is recorded
>>> on state per cycle to check the conflict. In our heristic, it depends on
>>> operand's latency to record this resource on specific cycle's state. so
>>> I have tried to find a way to get latency and resource with each
>>> operand. If it is not possible to support this feature with per-operand
>>> resource model,...
2014 Mar 04
2
[LLVMdev] Question about per-operand machine model
...s on instruction type. I tried to consider
>>>>> each register file as a resource unit which is consumed by each operand.
>>>>> While scheduling instructions per cycle, used register file is recorded
>>>>> on state per cycle to check the conflict. In our heristic, it depends on
>>>>> operand's latency to record this resource on specific cycle's state. so
>>>>> I have tried to find a way to get latency and resource with each
>>>>> operand. If it is not possible to support this feature with per-operand
>...