Displaying 1 result from an estimated 1 matches for "gen_blockag".
Did you mean:
gen_blockage
2014 Feb 21
5
[LLVMdev] interesting LLVM code optimization issue regarding timer registers
This problem was reported to me by a friend who has an LLVM port that is
not put back to open source.
Essentially, there is an intrinsic call _lr which is a load register.
so then user code has something like:
start_time = _lr(TIMER_REGISTER)
.....
some_code_to_time
....
end_time = _lr(TIMER_REGISTER)
So what happens is that LLVM moves the code as follows:
start_time = _lr(TIMER_REGISTER)