Displaying 3 results from an estimated 3 matches for "fr3".
Did you mean:
cr3
2009 Feb 12
0
Bad File Descriptor | Permission Denied
...fserv/kluwer/Kluwer/
FinFisc/Jaarrekening/Jrk/.Controledb.CDS.BVRfxd" -> "data/winserv/
fserv/kluwer/Kluwer/FinFisc/Jaarrekening/Jrk/Controledb.CDS":
Permission denied (13)
rsync: rename "/mnt/nas/Mercredi/data/winserv/fserv/kluwer/Kluwer/
FinFisc/Jaarrekening/Jrk/.F_VOL.fr3.grVTlP" -> "data/winserv/fserv/
kluwer/Kluwer/FinFisc/Jaarrekening/Jrk/F_VOL.fr3": Permission denied
(13)
rsync: rename "/mnt/nas/Mercredi/data/winserv/fserv/kluwer/Kluwer/
FinFisc/Jaarrekening/Jrk/.Fieldsdb_vzw_VKT.CDS.ZhJibO" -> "data/
winserv/fserv/kluwer...
2016 May 04
4
Conditional tablegen expressions with math ops?
...Which brings me to tablegen:
We've got this in our specialized ArchInstrInfo.td:
// r1 = r2 op r3
//
class ArithOp_RR< bits<7> op,
string instr_asm,
SDNode opNode,
OperandInfo info,
InstrItinClass itin >
: FR3< op,
(outs info.regClass:$r1),
(ins info.regClass:$r2, info.regClass:$r3),
instr_asm # "\t\t$r1, $r2, $r3, " # info.sizeStr,
[(set info.regClass:$r1, (opNode info.regClass:$r2,
info.regClass:$r3))],
itin > {
let isFloat = info.isFloa...
2016 Sep 26
2
Incompatible type assertion from llvm-tblgen
...and Init. The offending line
is in this definition:
class LoadOpIdx< bits<7> op,
string instr_asm,
OperandInfo info,
InstrItinClass itin=II_LOAD1_RR >
//
// load: r1 = mem[r2 + (r3 << sizeof(operand) ]
//
: FR3< op,
(outs info.regClass:$r1),
(ins ADDR_SHLI:$addr), //<<-this line causes assert
instr_asm # "\t\t$r1, $addr, " # info.sizeStr,
[(set info.regClass:$r1, (load ADDR_SHLI:$addr))],
itin > {
}
The other related definitions are:...