Displaying 1 result from an estimated 1 matches for "fldmx".
Did you mean:
flame
2012 May 24
0
[LLVMdev] MC Hammer Test results
...ative offset re-encodes to positive offset and
disassembles with no offset
reproduce with: echo 0x61 0xe9 0x00 0x00 | .../llvm-mc -triple thumbv7
-show-encoding -disassemble -show-inst
Any encoding with the U bit unset, re-encodes to the equivalent instruction with
the U-bit set.
[bug 3] - FSTMX/FLDMX not supported
This is similar to the already reported bug in the ARM encoding slice. These are
pre-UAL representation of VLDM/VSTMs with bit 0 set to 1 (an odd first register
in the list) that are still available in ARMv7.
[bug 4] - B.W immediate is not being encoded correctly. I1 and I2 are not...