Displaying 3 results from an estimated 3 matches for "ffcade46".
2011 Jun 14
0
[LLVMdev] code generation for ARM
Hi Daya,
> And there is not inline assembly in my C code.
there may well be in header files you include.
> > Error => LLVM ERROR: Couldn't allocate output reg for constraint '{cx}'!
This error message is complaining about inline assembler.
Ciao, Duncan.
2011 Jun 14
1
[LLVMdev] code generation for ARM
...> LLVM Developers mailing list
> LLVMdev at cs.uiuc.edu http://llvm.cs.uiuc.edu
> http://lists.cs.uiuc.edu/mailman/listinfo/llvmdev
>
-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://lists.llvm.org/pipermail/llvm-dev/attachments/20110614/ffcade46/attachment.html>
2011 Jun 14
4
[LLVMdev] code generation for ARM
Thanks for your reply.
I have a normal (../configure --enable-profiling --disable-optimized
--enable-assertions) llvm debug+profile+assert build.
I am generating llvm-bitcode using following commands.
llvm-gcc -DLINUX_i386 -DSPEC_CPU2000 -O3 -emit-llvm 186.crafty/src/valid.c
-c -o 186.crafty/src/valid.bc
---
llvm-link 186.crafty/src/*.bc -o 186.crafty/186.crafty.rel.bc
and finally:
llc